The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
High Efficiency Video Coding (HEVC), the recently developed international video compression standard, has 50% better video compression efficiency than H.264 video compression standard at the expense of significantly increased computational complexity. HEVC Inverse Discrete Cosine Transform (IDCT) algorithm accounts for 11% of the computational complexity of an HEVC video encoder. Recently, commercial...
Describing an Artificial Neural Network (ANN) using VHDL allows a further implementation of such a system on FPGA. Indeed, the principal point of using FPGA for ANNs is flexibility that gives it an advantage toward other systems like ASICS which are entirely dedicated to one unique architecture and allowance to parallel programming, which is inherent to ANN calculation system and one of their advantages...
Multiple user satellites monitor is an important technology which can improve both the monitoring network coverage and the capacity of multi-target signal processing. Multi user detection (MUD) is one of the key technology for multiple user satellites communication. In this paper, a new algorithm for MUD is implemented on field-programmable gate array (FPGA). This FPGA design is based on the minimum...
This paper presents an improved FPGA-based torque and stator flux estimators for direct torque control (DTC) induction motor drives, which permit very fast calculations. The improvements are performed by 1) using two's complement fixed-point format approach to minimize calculation errors and the hardware resources usage in all operations, 2) calculating the discrete integration operation of stator...
Filtering data in real-time requires dedicated hardware to meet demanding time requirements. If the statistics of the signal are not known, then adaptive filtering algorithms can be implemented to estimate the signals statistics iteratively. This paper aims to combine efficient filter structures with optimized code to create a system-on-chip (SOC) solution for various adaptive filtering problems specially...
This paper describes the design and testing of the optimal type-2 fuzzy controller obtained using genetic algorithms (GA) for the optimization of triangular and trapezoidal membership functions of a fuzzy system, for hardware representations such as the Field Programmable Gate Array (FPGA). The GA uses only certain points of the membership functions, the fuzzy rules are not changed, with the purpose...
This paper presents the design and FPGA implementation of a 2nd order all-digital Adaptive Delta Sigma (ΔΣ) modulator with one bit quantization. It has a modulator stage and an adaptation stage. The adaptation stage produces a feedback signal that tracks the input signal and is subtracted from it. This difference signal is in a controlled and reduced range. It is given to the input of the modulator...
Many DSP applications require a complex sinusoid to accomplish various signal rotation tasks. Examples include the discrete, fast Fourier transforms and digital up/down conversions. This article presents a complex oscillator based on the unfolded CORDIC algorithm and produces periodic sine and cosine samples for any specified angle increment. Low phase noise is achieved by residual angle correction...
The sequential behavior of general purpose processors presents limitations in applications that require high processing speeds. One of the advantages of FPGAs implementations is the parallel process capability, allowing acceleration of complex algorithms. Nowadays it is common to find FPGA implementations in applications requiring high speed processing. In this paper a hardware architecture for computing...
This paper describes a synthesis design from the MATLAB model into VHDL of a digital interpolation filter algorithm, used in a ΔΣ digital-to-analog converter (DAC), intended for Professional digital audio system. The whole filter system simulation, VHDL implementation and field programmable gate array (FPGA) verification are processing. The register transfer level (RTL) simulation result show an achieving...
Restricted Boltzmann machines (RBMs)- the building block for newly popular deep belief networks (DBNs) - are a promising new tool for machine learning practitioners. However, future research in applications of DBNs is hampered by the considerable computation that training requires. In this paper, we describe a novel architecture and FPGA implementation that accelerates the training of general RBMs...
Image filtering plays an important role in image preprocessing. The median filters, including the standard median filter and the multi-level median filter, which can preserve image features and thin lines are introduced and discussed in detail. After that, the FPGA based solution for the algorithms of these two filters are presented. This paper also gives account to the FPGA implementation of the...
In this paper two section array and the arithmetic of DOA are studied on the eight elements array antennas and DOA arithmetic is designed on the FPGA. The directional characteristic of the line array and the elliptic array antenna is compared, proving that the line array and the circuit array can be consolidated in the elliptic array and deducting the uniform expression for array performance, forth...
Wideband code division multiple access (WCDMA) technology has emerged as the most widely adopted air interface technology for the third generation universal mobile telecommunication system (UMTS) network architecture. This paper presents an FPGA implementation of a WCDMA system on a Xilinx XC3S500E-5FG320 FPGA chip. A comparison between the bit error rate (BER) performance of the proposed FPGA architecture...
Log-polar or spatially-variant image representation is an important component of active vision system in tracking process for many robotic applications due to its data compression ability, faster sampling rates and hence, direct to faster image processing speed in machine vision system. In this paper, we try to implement log-polar mapping techniques on Xilinx FPGA (field programmable gate array) board...
Maintenance of good quality of power supply is essential for reliability and stability of power system. The effects due to power transformer switching and the transient effects are investigated in this paper. The DWT based techniques are suggested in the past to analyze the transient effects and to respond at a faster rate to improve the quality of power system and its protection. These measures were...
Bi-cubic interpolation algorithm is commonly used in image scaling, but traditional cubic interpolation has its own shortcomings such as complicated computation, long computational time and so on. For these problems, the paper studies traditional cubic kernel function and proposes an optimized algorithm with adjustable coefficients. This algorithm utilizes an modifying coefficient lambda to amend...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.