The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The standard ESD protection schemes are not very reliable for negative charge pump used in Class G Power Amplifiers. This work presents a novel ESD protection scheme using internal charge pump switches as ESD clamps. TLP measurements show that elevated level of ESD protection can be achieved with this scheme.
A new EDA tool suite is presented for layout verification of ESD protection networks. It uses novel methodologies to accurately analyze interconnect resistance and current density, enabling quick identification of ESD weak areas at chip, block and detailed cell levels. The suite also includes a precision capacitance extraction tool.
This paper presents an on-chip protection against IEC 61000–4–2 level discharges for Audio power amplifiers. It is shown that robust system level ESD protection can be achieved using on-chip circuits. A testing methodology to check design robustness at various phases of the design is also presented.
There are no standards for establishing equipment capability to handle devices of known ESD sensitivity. Prior papers established that voltages on components correlate to CDM test voltages. But current in the discharge damages devices, not the voltage. This paper describes a procedure and test fixture for discharge current measurements in equipment to compare with discharges of CDM testing.
This work presents a computationally efficient methodology to predict the peak CDM discharge current for a given pre-charge voltage. The methodology is applied to a variety of IC components in different types of packages; the peak current values obtained from simulations agree well with those obtained from FICDM measurements.
Increasing complexity of product leads to a higher demand for ESD verification automation. ESD verification is challenging as it is being performed using multiple complementary methodologies as ESD failure is caused due to multiple design flaws. The successful demonstration of challenges addressed during this verification for topology checks resulting with uncritical violation auto-waived is discussed...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.