The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This article presents the implementation of an Electroencephalogram — EEG system less susceptible to electromagnetic interference — EMI. The amplification, filtering and A/D conversion are placed directly over each electrode. Due to the local amplification and conversion, the system becomes more resilient to EMI and consequently the results are trustier. It was developed a central chip or hub that...
This article presents the viability analysis and the development of heart disease identification embedded system. It offers a time reduction on electrocardiogram – ECG signal processing by reducing the amount of data samples, without any significant loss. The goal of the developed system is the analysis of heart signals. The ECG signals are applied into the system that performs an initial filtering,...
This paper presents a new SAR A/D conversion architecture that uses a PWM modulator and a first order low pass filter as alternative to conventional DAC implementations. Design equations were derived and a circuit implementation is proposed. In order to validate the proposed architecture, a 4bit successive approximation A/D converter has been designed and simulated. Then the circuit layout was developed...
This paper presents the modeling calculations of a new SAR A/D converter architecture that uses a PWM generator and a first order low pass filter to build a simple circuit. In order to validate calculations, a 4 - bit successive approximation A/D converter has been simulated using Simulink and Modelsim. Then the circuit layout was developed in 0.5µm CMOS process with CADENCE Virtuoso. Post layout...
This paper presents the implementation and integration the AES 128 data encryption IP and the I2C serial communication interface IP, into the IP of the M8051 microcontroller. We detail each block and validate them though testbench simulation. We performed functionality testing in FPGA to verify the correct functioning of the IPs and their integration.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.