The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a new inverter-based architecture that implements an asynchronous delta–sigma modulator. Different from the classical architecture, it features an input transconductor that promotes a differential and high input impedance that makes it easier to interface with sensors and other front ends. Furthermore, an inverter-based relaxation oscillator accomplishes the required hysteresis...
This paper presents a new SAR A/D conversion architecture that uses a PWM modulator and a first order low pass filter as alternative to conventional DAC implementations. Design equations were derived and a circuit implementation is proposed. In order to validate the proposed architecture, a 4bit successive approximation A/D converter has been designed and simulated. Then the circuit layout was developed...
This paper presents the modeling calculations of a new SAR A/D converter architecture that uses a PWM generator and a first order low pass filter to build a simple circuit. In order to validate calculations, a 4 - bit successive approximation A/D converter has been simulated using Simulink and Modelsim. Then the circuit layout was developed in 0.5µm CMOS process with CADENCE Virtuoso. Post layout...
This paper introduces a new architecture for a SAR A/D converter that uses the PWM technique in the internal DAC converter. One of the main disadvantages of traditional SAR ADCs is non-linearity, which degrades the DNL and INL parameters. Those errors are caused by the fabrication process. The proposed architecture aims to eliminate the process mismatches and thus minimizing the errors. In order to...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.