The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A new architecture of charge-pump circuit is discussed that can be used to generate high positive and negative voltages to drive a common load (Load can be capacitive, resistive or both). Basic cell used for charge-pump consists of two phase clock signals, charge transfer NMOS transistors and bootstrapped configuration to boost the gate drive of NMOS transistors. Due to use of NMOS transistors, output...
The demand for more and more efficient management of power systems is causing BCD technologies to move forward in the integration of additional digital functions, and the use of microcontrollers in products has become a common practice. In this perspective, the introduction of an embedded nonvolatile memory (eNVM) to store the microcontroller code has become important to enable software customization...
A 4 Mb embedded phase change memory macro has been developed in a 90 nm 6-ML CMOS technology. The storage element has been integrated using 3 additional masks with respect to process baseline. The cell selector is implemented by a standard LV nMOS device, achieving a cell size of 0.29 μm2. A dual-voltage row decoder and a double-path column decoder are introduced, enabling a completely low voltage...
A 90 nm 4 Mb embedded phase-change memory (PCM) is presented, demonstrating the feasibility of PCM integration with 3 masks overhead in a 6-ML standard CMOS process. Using a low-voltage NMOS transistor as a cell selector leads to a 0.29 ??m2 cell size. A 1.2 V low-voltage read operation achieves a 12 ns access time. The 3 mm2 macro features a random write throughput of 1 MB/s and a mode to increase...
A flexible program circuit for chalcogenide non-volatile memories was developed within a 4Mb ePCM (embedded phase change memory) implemented in 90 nm CMOS technology. The proposed architecture ensures adaptability with respect to process variations and is fully compatible with a single pulse approach or a multiple pulse algorithm for multi-level operation. In the former a write throughput of 2 MB/s...
In order to better exploit the performance of a Ku band system, IDS developed an antenna system that can be easily reconfigured for specific needs. Starting from a standard horn design, a pattern reconfigurable antenna has been designed and developed. The result is a set of accessories that can be mounted on the horn itself in order to modify the pattern to the specific mission needs. As a result,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.