The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a fast-response full-wave inductor current sensor for a DC-DC converter operating in 10 MHz switching frequency. It can achieve high sensing accuracy better than 93% with inductor current varying from 100mA to 2.1 A. Also, the time response of proposed current sensor has been greatly improved and achieved < 8 ns for sensing full wave inductor current with a low transition spiking.
This paper introduces a very-high-power-transfer-density GaN-based capacitive wireless power transfer (WPT) system, suitable as one module of a multi-modular WPT system for charging of electric forklifts. This capacitive WPT system achieves very high power transfer density by operating at a high switching frequency (6.78 MHz) using a GaN-based inverter, and by utilizing innovatively designed L-section...
Broadband impedance matching for band-pass RF power amplifiers targeting Software Defined Radios (SDR) is reviewed with emphasis on the power supply voltage and how higher voltage operation could improve power versus bandwidth. Measured data on a 100 watts CW GaN amplifier operating at 100 V over the 500 MHz–2 GHz frequency band are shown to support the analysis. Results show that amplifier operation...
This paper compares simulation results of a negative impedance converter (NIC) obtained from a circuit-only and circuit-electromagnetic (EM) co-simulation to demonstrate the impact of parasitic effects. The NIC is designed to produce a negative capacitance by cross-coupling two field-effect-transistors. In the circuit-EM co-simulation, the bulk of the transistors and other components are exactly modelled...
This paper presents a CMOS digitally programmable band-pass filter with independently controlled parameters, to be employed as a highly reconfigurable preconditioning stage in a general purpose phase sensitive detection (PSD) on-chip instrument to support CMOS impedance and MEM p-resonator-based sensors. Frequency tuning range with a linear dependence over four decades up to 1 MHz is achieved, with...
This paper proposes a design methodology based off the novel concept of current contours to insure proper current profiles for the main and peaking transistors needed to satisfy the load modulation conditions in a Doherty power amplifier over a wide frequency range. Utilizing this technique allows the construction of input matching networks that maximize the efficiency enhancement and linearity of...
In this paper, a new electronically controllable current-mode instrumentation amplifier (CMIA) is presented. The proposed CMIA is based on only two electronically tunable second-generation current conveyors (ECCIIs). It does not need any passive element which makes it highly suitable for integration. More interestingly, high CMRR is achieved without the need for matching between active elements. Its...
In this work a dynamic biasing circuit for current conveyor (CCII) applications is proposed and discussed with circuitry details. This solution, applied for the first time to current-mode circuits, allows to decrease the steady state power consumption of the considered circuit, minimally affecting its performance. The dynamic biasing solution here conceived is able to sense the input signal providing...
A general method of determining the parameters for a well-known noise model of a second-generation current conveyor (CCII) is presented. The method is used to determine the thermal noise model parameters for two different CMOS CCII implementations. The simulation is carried out with the parameters of the AMS 0.35 μm technology using PSpice. For one of the analyzed implementations, the thermal noise...
A 28nm CMOS 1.2GHz full-duplex analog front end (AFE) is presented. The AFE can deliver 20Gbps of aggregate service across 50m of RG6 coax. The on-chip line driver, powered from a 7.2V supply and using core transistors, delivers 5.9Vptp differential to the line through the hybrid. A tunable capacitive hybrid circuit for full duplex operation is proposed for low noise performance and allows channel...
We present a second generation current conveyor (CCII) based electronic interface for differential capacitive sensors. The sensor interface performs a capacitance-to-voltage conversion and has been designed in a discrete board as well as in an integrated version showing a linear input/output characteristic. Simulated and experimental results conducted on the discrete element board employing the low...
We present the design of a low-noise amplifier (LNA) with high-gain and differential output suitable for Long Term Evolution (LTE) receivers front-ends operating in 700 MHz band. The circuit, built in 130 nm CMOS technology, occupies an area of 453 × 259 μm2 (without pads). The LNA is powered with 3.3 V and consumes a current of 6 mA (core). It reaches a power gain of 24.98 dB with a maximum noise...
A 2.4-GHz dual-mode power amplifier with transistor resizing is proposed. The proposed technique keeps the conductance for optimum power-matching constant in both modes. By introducing transformers and capacitors, the 50-ohm load is matched to near-optimal impedances for size-scaling MOS transistors. Using a 0.18-pm CMOS process, the proposed PA demonstrates a PAE enhancement of 2.7×/2.3× respectively...
In this paper a low power, high gain self bias opamp suitable for biomedical applications has been described. A novel trans conductance boosting technique is introduced without having any additional power consumption. A simple technique of biasing the opamp has been introduced for very low offset and without having any requirement for external reference circuit. A prototype of two stage amplifier...
The flipped voltage follower (FVF), a variant of the common-drain transistor amplifier, comprising local feedback, finds application in circuits such as voltage buffers, current mirrors, class AB amplifiers, frequency compensation circuits and low dropout voltage regulators (LDOs). One of the most important characteristics of the FVF, is its low output impedance. In this tutorial-flavored paper, we...
This paper presents a novel architecture for a kilo-ohm to giga-ohm pseudo-resistor (PR), based on transistors operating in subthreshold with a fixed-Vgs configuration. This PR when used in an RC filter has a very low and constant settling time regardless of the programmed pole frequency. The proposed PR takes advantage of bootstrapping to improve its tuning range. By defining a constant VGs for the...
This article reconsiders the impedance matching problem for common source CMOS LNA (CS-LNA) and proposes several improved equivalent models that take into account both Cgd capacitance and the type of load, resistive or inductive, normally not considered by the classical approach. These newly developed models might offer valuable insights about the input impedance, amplifier stability and quality of...
This article presents the design of a 4.5-V, 450-mA low drop-out (LDO) voltage linear regulator based on a two-stage cascoded operational transconductance amplifier (OTA) as error amplifier. The aforementioned two-stage OTA is designed with cascoded current mirroring technique to boost up the output impedance. The proposed OTA has a DC gain of 101 dB under no load condition. The designed reference...
This paper introduces a single-stage isolated 48V-to-1.8V point-of-load converter based on the impedance control network (ICN) resonant converter architecture. This point-of-load ICN converter achieves large step-down while maintaining high efficiency across a wide range of input voltage and output power. Large step-down is achieved using a novel immittance network transformer and a resonant current-doubler...
This paper presents a new CMOS realization of voltage differencing buffered amplifier (VDBA). The input stage of VDBA is resistively compensated and output stage is a super source follower (SSF). The resistive compensation enhances gain bandwidth product (GBW) and buffer stage improves phase margin and linearity of the active element. The performance of the proposed block has been verified by using...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.