The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Eye tracking is the method of tracking the user's eye gaze or where he is looking relative to his head. Its applications and studies were mostly done on general purpose computers. This study focuses on implementing an eye tracking system on a Field Programmable Gate Array (FPGA) and specifically a text-typing application. Using state machines implemented in Verilog – a hardware description language...
Increasing environmental pollutions, lack of power in remote places and demand for more energy makes us to seek new energy sources. Wind and solar hybrid energy have being popular ones owing to abundant, complement nature, ease of availability and convertibility to the electric energy. For hybridizing solar-wind system DC-AC or separate DC-DC converters are used one for each source. They will be connected...
In this paper an implementation of the Inverse Numerical Laplace Transform (INLT) on a Field Programmable Gate Array (FPGA) is presented. A brief description of INLT algorithms based on FFT are made and its MATLAB implementation is performed in order to have a comparison basis with FPGA results. A fixed point representation is used and it is optimized using fi MATLAB object. INLT is basically composed...
While efficient simulators for Time-Multiplexing Cellular Neural Networks have been reported, no reports on implementations in FPGA have been presented. A Time-Multiplexing Cellular Neural Network is implemented within a FPGA for image processing. The network has been used to perform tasks, such as edge detection and noise remover over several test templates. Implementation results are compared with...
This paper presents the FPGA implementation of neuron block units based on a sigmoid activation function for artificial neural networks (ANNs) applications. The Coordinate Rotation Digital Computer (CORDIC) algorithm has been employed for the approximation of sigmoid activation function. The proposed design was simulated using ModelSim XE II and synthesized using Altera's Quartus II with a Cyclone...
The concept of a hardware-in-the-loop method of implementing open-loop control of a three phase modular multilevel converter (MMC) using a cyclone II FPGA (field-programmable gate array) device on an Altera DE2 board is presented. Control signals are generated for the lower and upper level of each arm of the MMC by comparing reference signals with a carrier signal. This MMC topology employs a large...
This study, it is aimed to perform BER performance analysis in FPGA / FPAA based communication systems known as Embedded systems by using Arduino in Matlab / Simulink environment. Using the Sprott_f chaotic generator, BER performance analysis of the Chaotic On Off Keying (COOK) communication system was obtained.
BER (bit error rate) measurement is an important criterion to analyze digital communication systems. In literature this measurement generally performed through simulation programs like Matlab/Simulink. It is considered that the simulation programs may not represent a real communication system and also they are quite time consuming and expensive. However, modeling communication systems with parallel...
A 2-D Cellular Neural Network structure with space invariant neural weights is widely used in image processing applications. Recent advances VLSI technology appears to be very promising to use discrete time CNNs for real time vision applications. In this paper, a system-on-chip implementation which consists of a new CNN emulator design and a processor which performs template learning algorithm is...
This paper presents a Field Programmable Gate Array (FPGA) based implementation of the Fourier Segmentation process that is used in the Empirical Wavelet Transform. The Empirical Wavelet Transform is a method to determine the modes of a given signal by building wavelets that are adapted to the processed signal. Such wavelets are constructed by determining the location of the information in the spectrum...
The vision of a software defined radio (SDR) is to implement in different software systems of communications using the same hardware platform. An advanced SDR system consists of two fundamental components: a programmable RF component and another reconfigurable FPGA-based component in charge of performing high-speed signal processing. Since the sampling rate of the ADC and DAC converters is generally...
This article discusses the implementation of a wide band vectorial digital modulator and a tool to evaluate the Bit Error Rate. This modulator is capable of generate a wide band (up to 6.3 MHz) 16-QAM modulation in baseband. A second functionality programmed in the tool and reported in this article evaluates the Bit Error rate in order to measure the received signal quality. Results are validated...
Patients with epilepsy (a central nervous system disorder) suffer from frequent seizures that occur at unpredictable times without any warning. Therefore, it is necessary to identify the occurrence of seizure in an epileptic patient and prevents patients from SUDEP (SUDDEN UNEXPLAINED DEATH IN EPILEPSY). Prediction of epileptic seizure through analysis of scalp EEG signal which is the measure of the...
This paper designs and fabricates an intelligent wheel robot which can walking and avoid obstacles autonomously. The obstacle avoidance is achieved by using fuzzy control technique. In order to turn angle rapidly for the wheel robot, we adopt three distance value and turning angle in last state between the obstacle and robot to design the fuzzy sets. According to the results of the simulation and...
Electromyography is a method for recording electrical activities of the muscle for different clinical and nonclinical tasks. For extracting more information, integrated electromyography is commonly used than the raw electromyography. This paper presents the design and implementation of integrated electromyography both in software and hardware. Software was implemented in Matlab due to easier implementation...
This paper presents a hardware based implementation of a biologically-faithful astrocyte-based selfrepairing mechanism for Spiking Neural Networks. Spiking Astrocyte-neuron Networks (SANNs) are a new computing paradigm which capture the key mechanisms of how the human brain performs repairs. Using SANN in hardware affords the potential for realizing computing architecture that can self-repair. This...
Power line communication is an emerging technology in the field of communications that aims to use the power line as a medium to send and receive data. Several studies have been conducted to characterize the power lines [1], [2], [3], [4],. These studies guide PLC modem designers to create a more robust design. However, it is not practicable to test modems in a live power line network. This research...
This paper presents a non-uniform sampling analog-to-digital converter (ADC) architecture using an adaptive level-crossing technique. The architecture can be dynamically configured through three parameters that allow the user to match the ADC to the signal to be acquired or to application constraints. When applied to sparse signals, this architecture outperforms uniform sampling architectures. In...
In order to attenuate the added noise by electric network used by myoelectric signals acquisition equipment, in this research work, it is developed an IIR digital filter implemented on FPGA. This filter removes a specific spectra frequencies without adding noise to the signal, which allows a better performance in the usage that is given to the signals. The filter coefficients are taken and proved...
In this study, Layered Low Density Parity Check (LDPC) Decoder algorithm in Error Correction Codes is implemented on FPGA. Firstly, Layered LDPC Decoder algorithm is designed with floating point in MATLAB, then fixed point model is developed. By testing Floating and Fixed point designs, transmitted information that is deformed by AWGN model is corrected by decoding iteratively. After this step, fixed...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.