The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Aiming at the characteristics of SIFT (Scale Invariant Feature Transform) algorithm which has large amount of calculation and can be highly paralleled, we propose an optimized FPGA implementation so that it can be accelerated on hardware. In this method, we firstly simplify the process of filtering image and generating Gaussian pyramids through selecting appropriate parameters and hardware structure,...
In surveillance and scene awareness applications using power-constrained or battery-powered equipment, performance characteristics of processing hardware must be considered. We describe a novel framework for moving processing platform selection from a single design-time choice to a continuous run-time one, greatly increasing flexibility and responsiveness. Using Histogram of Oriented Gradients (HOG)...
In this paper, hardware implementation and simulation method of channel simulator of Ka-band communication satellite systems are investigated. Adopting FPGA+DSP hardware, the developed simulator can exactly simulate various satellite channel impairments including phase noise, time delay, Doppler, Ricean fading, Rayleigh fading, rain fading, additive Gaussian white noise, modulated interference signals,...
Modern radiotherapy depends largely on accurate dose delivery to the given target volume. Before going into clinical use, the calibration of the photon and electron beams produced by radiotherapy machine has to be done. The overall accuracy in tumor dose delivery should be below 3 percent. But on an evaluation of errors in dose delivery in a clinical setting, to achieve this accuracy is not an easy...
This paper introduces a set of methods for mapping the trained neural networks into the lighted grid structured Field Programmable Neural Networks without the use of a training data set. These methods use information obtained from original neural networks such as a network structure, connection weights and biases. The principles of these mapping methods are described and the used grid FPNNs are explained...
Star Sensor, also known as star-tracker, is a high-accuracy 3-axis attitude sensor used onboard spacecrafts. It processes stars from a sky image captured using an area imaging detector (generally 1k × 1k pixels Charge Coupled Device) to generate attitude information. Its accuracy about the boresight is poorer than about the cross-axes. This is improved by using two sensor heads with staggered Fields-Of-View...
Histopathological examination is the gold standard for many kinds of cancer diagnosis as the histopathology slides provide a cellular level view of the disease. Computer-aided automated diagnosis techniques have recently been developed based on the analysis of skin histopathological images to diagnose skin cancer. Due to the very high resolution characteristics of the skin whole slide images, the...
CORDIC or CO-ordinate Rotation Digital Computer is a fast, simple, coherent and powerful algorithm which is used for diversified Digital Signal Processing applications. In pursuance of speed and accuracy requirements of todays applications, we put forward variable iterations CORDIC algorithm. In this algorithm, to boost speed we can lessen number of iterations in CORDIC algorithm for specific accuracy...
With the increase of colorectal cancer patients in recent years, the needs of quantitative evaluation of colorectal cancer are increased, and the computer-aided diagnosis (CAD) system which supports doctor's diagnosis is essential. In this paper, a hardware design of type identification module in CAD system for colorectal endoscopie images with narrow band imaging (NBI) magnification [1] is proposed...
The following paper describes the design and implementation of an analog-to-digital converter (ADC) using an FPGA circuit — Artix 7, manufactured by Xilinx inc. The ADC implemented is intended to be part of a digital control circuit for a DC-DC inverter. All blocks of the control circuit will be part of the FPGA circuit. The method described requires two successive conversions, namely voltage-to-time...
Maximum a posteriori probability inference algorithms for Markov Random Field are widely used in many applications, such as computer vision and machine learning. Sequential tree-reweighted message passing (TRW-S) is an inference algorithm which shows good quality in finding optimal solutions. However, the performance of TRW-S in software cannot meet the requirements of many real-time applications,...
The Hough Transform is a pattern recognition tool commonly used in many image processing algorithms for detecting straight lines. Hough's original formulation of this transform, based on Cartesian coordinates, could not detect vertical lines, and thus it has become common to use Duda and Hart's approach, based on the Radon Transform, which uses polar coordinates and trigonometric functions. For a...
In this paper, we describe an FPGA implementation of an optical flow estimation algorithm based on cost aggregation. The cost aggregation algorithms are mainly used in stereo vision systems, and show good results. We extended a cost aggregation algorithm for the optical flow estimation, and implemented it on FPGA. The error rate by our system is significantly lower than previous hardware systems,...
The circuit of the signal acquisition module was designed and accomplished based on 24 high-precision A-E type serial A/D conversion chip ADS1258, employed Xilinx xc3s2000 FPGA as acquisition controller embedded in the chassis of N1 Compact-RIO, and host-programmed by Labview. The module achieved 16 Single-Ended input-channels with up to 23.7kHz (maximum) analog signal acquisition sampling rate. In...
The independent living of the elderly population is very much of a concern and threaten due to their high tendency in falling. As the worldwide aging population grows tremendously, there is a need of reliable fall detection solution which operates in real-time at high accuracy and supports large scale implementation. Highly promising tool like Field Programmable Gate Array (FPGA) had been commonly...
Circular array interferometer with analog phase detector requires higher signal to noise ratio than the digital phase detection structure, which leads to lower accuracy of direction-of-arrival (DOA) estimation. T o overcome this, we proposed two kinds of methods which can work together. They are the modified phase accumulation method (MPAM) and the optimal baseline pair method (OBPM). Modified phase...
This paper presents a simple and efficient design of a face recognition system, where feature extraction algorithm is employed based on the principle of spatial cross-correlation. In the feature extraction process, instead of processing the entire image at a time, only a pair of rows or columns of an image is considered which makes the algorithm very efficient and low-cost. Considering the cross-correlations...
Ahstract-Set-wise floating point accumulation is a fundamental operation in scientific computing, but it presents design challenges such as data hazard between the output and input of the deeply pipelined floating point adder and numerical accuracy of results. Streaming reduction architectures on FPGAs generally do not consider the floating point error, which can become a significant factor due to...
The development of new hardware implementations for stereo vision algorithms requires to establish a balanced trade-off among accuracy, speed and resource consumption requirements. FPGA-based devices allow devising flexible implementations fitting specific applications demands. In this paper, we propose a low resource FPGA-based solution for the calculation of the disparity map in a stereo vision...
This paper reports the first experimental application of the recently reported quasi-exact inverse (QEI) for memory-polynomial or memory-spline models in the design of a digital predistorter (DPD) linearizing a power amplifier (PA). In comparison to indirect learning architecture, where the coefficients of the DPD are extracted by swapping the input and output variable in any PA model, the DPD extraction...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.