Serwis Infona wykorzystuje pliki cookies (ciasteczka). Są to wartości tekstowe, zapamiętywane przez przeglądarkę na urządzeniu użytkownika. Nasz serwis ma dostęp do tych wartości oraz wykorzystuje je do zapamiętania danych dotyczących użytkownika, takich jak np. ustawienia (typu widok ekranu, wybór języka interfejsu), zapamiętanie zalogowania. Korzystanie z serwisu Infona oznacza zgodę na zapis informacji i ich wykorzystanie dla celów korzytania z serwisu. Więcej informacji można znaleźć w Polityce prywatności oraz Regulaminie serwisu. Zamknięcie tego okienka potwierdza zapoznanie się z informacją o plikach cookies, akceptację polityki prywatności i regulaminu oraz sposobu wykorzystywania plików cookies w serwisie. Możesz zmienić ustawienia obsługi cookies w swojej przeglądarce.
During the dynamic test of high power switching devices, it can be challenging to measure both high speed and low amplitude signals accurately. This paper uses fast response on-die temperature sensing as an example to investigate the electromagnetic interference control of a typical double pulse test (DPT) setup. Three common noise sources are identified: 1) Conductive common-mode noise caused by...
A global reference-circuit (RC), which means one RC is shared with many sensing circuits (SC), is being considered for high-bandwidth STT-RAMs because of the low power consumption and small area characteristic. However, using the global RC for high-bandwidth STT-RAMs causes a droop effect and coupling noise effect, leading to the significant performance degradation. Thus, the validity of using the...
This paper focuses on the electromagnetic interference (EMI) research and analysis of the MHz switching frequency GaN MOSFET based on the LLC resonant DC-DC converter. In this paper, first, the CM coupling paths are studied to get simplified models. Then the impact of the parasitic capacitors (both the capacitors to the ground and the capacitors in the devices) on the CM current are analyzed. Finally...
A common mode EMI reduction technique of a flyback converter using a wire shield is presented. The capacitance model of the flyback transformer is derived and it is used to determine the values of the wire shield turns and compensation capacitor minimizing the noise voltage. The experimental results for an actual adaptor are provided to verify the effectiveness of the proposed method.
The modeling of interconnections is very much important, as the performance of VLSI circuit is limited by interconnect related failure modes, such as coupled noise and delay. Inductance along with capacitance causes noise in the signals, which may adversely affect the performance of the circuit and signal integrity. An analytical expression for crosstalk noise voltage is derived in this study using...
In this paper, we present a noise-immune high-speed motion detection CMOS image sensor. The proposed architecture is quite appealing for motion object tracking applications as it can detect motion with a high immunity to random noise. Our pixel has a front-end event generator to detect and convert temporal light intensity changes into binary events. By on-chip implementing an event-clustering algorithm...
The electromagnetic interference (EMI) filter plays an important role in the EMI noise suppression. As the development of the switch mode power supply (SMPS), the power density of the SMPS improves every year. As a result the distance between components becomes smaller and smaller. The near-field magnetic coupling between components becomes larger and larger. However there are fewer studies about...
In this paper the common-mode noise generation mechanism and its suppression is presented for the hard-switched isolated full-bridge forward topology. Due to the extensive interleaving of primary and secondary windings, such transformers exhibit large inter-winding capacitance which is the well-known cause of large common-mode noise current in the converter. Therefore, the effect of this large coupling...
This paper presents an original concept of a 3D-PICS High density Integrated Passive Device Technology with P+ guard rings realized in a 300µm depth High Resistivity Silicon Substrate (HRS) in order to reduce significantly the substrate noise coupling. In this paper, a 3D-PICS IPD test chip was studied as the passive part prototype of a System-In-Package chip in combination with RF transceiver operating...
In this paper, a comparative investigation on power noise suppression between two blocks in printed circuit boards (PCBs) is presented. Eight noise isolation methods are discussed, including the reference case and seven most frequently used cases. Optimization and improvement for each method are discussed to achieve better performance. Through comparison, useful guidelines are drawn for real designs.
In this paper, an efficient noise isolation technique in mixed-signal systems using semi-lumped element resonators is presented. The resonators act as a filter which can be implemented between the power delivery networks of RF and digital circuits. The power filtering is accomplished due to a short circuit that can be induced between the ground and power planes of the RF domain at the designed resonant...
In this paper, a comparative investigation on power noise suppression between two blocks in printed circuit boards (PCBs) is presented. Eight noise isolation methods are discussed, including the reference case and seven most frequently used cases. Optimization and improvement for each method are discussed to achieve better performance. Through comparison, useful guidelines are drawn for real designs.
In this paper, two novel approaches to the implementation of noise-coupling in continuous-time Delta-Sigma modulators are presented. The first approach is based on an enhanced split architecture while the second approach on noise-coupling between two stages. The latter yields a very robust architecture as the requirements on the accuracy of coefficient matching between the paths are quite low. Compared...
A method is presented to get the distributed characteristic of impedance and the locations of decoupling capacitors on power-ground(PG) planes for minimizing the impedance design. Multi-port networks method based on the integral equation is proposed to model the PG pair with voltage regulator module(VRM) and decoupling capacitors, the distributed characteristic of impedance is analyzed by ports reduced...
In this work, a capacitive readout circuit for micromachined capacitive gyroscope is presented. Compared with the commonly used AC sensing which need a high frequency carrier to modulate the signal into high frequencies, the DC sensing only need a high DC voltage applied on the proof mass of the gyroscope, therefore simplify the circuit structure. In addition, the proposed circuit can partially suppress...
This paper deals with the design of coupling/decoupling circuits for application of the powerline communications (PLC) technology to spacecraft power buses. Particularly, the objective of this work is to investigate possible advantages deriving from connecting the PLC modems in series with the powerline (PL) instead of resorting to a parallel connection scheme. To this end, the channel frequency response...
In this paper a simple and accurate method for the estimation of corner frequency in power noise suppression using an array of discrete capacitors is proposed. The formula is derived from lumped model analysis. The validity is verified by simulation and measurement, and good agreement is observed.
In this paper, the mechanism of power noise suppression is investigated. It is shown that periodic structure results in stopband characteristic. Then a simple and easy-design periodic slotted electromagnetic bandgap structure with wideband power noise suppression is proposed based on the basic mechanism. Both simulated and measured results are given which are consistent each other.
Signal integrity and associated optimization techniques in power delivery network for multi-core processors, whether powered by a single converter or several power converters, are discussed. The high integration of the multi-core processors on a single die makes chipset's sensitivity to crosstalk noise more likely. Several power converters in a multi-core processor system could improve energy efficiency...
The ILC ECAL front-end chip will integrate many functions of the readout electronics including a DAC dedicated to the calibration. We present a 14 bit DAC, designed in a CMOS 0.35 μm process and based on segmented arrays of switched capacitors controlled by a Dynamic Element Matching (DEM) algorithm. This DAC features an INL lower than 0.5 LSB at 5 MHz, and dissipates less than 7 mW.
Podaj zakres dat dla filtrowania wyświetlonych wyników. Możesz podać datę początkową, końcową lub obie daty. Daty możesz wpisać ręcznie lub wybrać za pomocą kalendarza.