The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper is presented a High Dynamic Range (HDR) extension technique that applies to an imager without modifying any of its other specifications (as speed, noise floor or pixel scheme). The technique relies on the division of the focal plane into blocks that are able to choose the integration time from a set of eleven exposures, reaching +60db extension compared to a standard CMOS imager. The...
A new trend in sensor array architectures is to provide compact implementations based on alternative acquisitions and sampling. In particular, with the recent rise of Compressive Sensing (CS), multiple sensing schemes have been developed. However, for the moment, CS reconstruction techniques take a relatively long time to properly converge. Therefore, it limits the sensor resolution and potential...
A new approach to perform the acquisition and the reconstruction of spatially super-resolved hyperspectral images is presented. The proposed hyperspectral sensing strategy is based on acquiring several low-resolved grayscale images following a specific acquisition scheme which takes profit from different spectral dependent blurring kernels. The proposed model describes how output grayscale pixels...
Recently developed Compressive Sensing image sensor architectures tend to provide compact on-chip implementations to perform alternative acquisitions. On the other hand, the time of reconstruction generally limits possible applications taking advantage of those specific sensing schemes. This work proposes an entire Compressive Sensing system composed of an encoder (a dedicated imager top-level architecture)...
Some smart imagers embed image processing operations or Compressive Sensing at the focal plane level. This process introduces artifacts due to technology dispersion and unpredictable behaviors. This article presents a generic algorithm structure well suited for compensating block artifacts by appropriate post processing operations. The proposed restoration method is composed by a three steps loop:...
A THz 31×31 pixel, 100 fps image sensor integrated in a 130 nm CMOS process is presented. Taking advantage of the possibility to modulate the active source that lights the scene, a significant improvement in sensitivity and NEP is achieved by shifting the modulated THz radiation, by means of an antenna/MOSFET, then filtering the signal band using an in-pixel 16-paths passive SC-filter combined with...
Compressive sensing [1] [2] measurements generally do not provide as much understandable information as traditional compressed domains. On the other hand, with the rise of compressive sensing image sensors, it becomes necessary to define relevant sensing schemes. Applying the same linear projection to reduced signal supports optimizes the reconstruction time and makes the sensing strategy more suitable...
We propose a novel approach to reconstruct High Dynamic Range images from few compressive measurements. The reconstruction algorithm directly merges the information of multi-capture bayerized images. It simultaneously performs demosaicing and naive predefined tone-mapping. Two different color spaces are taken into account at the reconstruction stage to add multiple constraints on the signal. The proposed...
It is well known that 3D integration technology brings a lot to image sensors in term of fill-factor and in-situ processing. As 3D stacking allows massively parallel processing, it looks like an effective way to store the image close to the pixel in burst image sensor. This paper discusses two new 3D stacked architectures for burst high speed imaging with in-situ A/D conversion, one with analog memories,...
The paper demonstrates a complete acquisition chain of a 300GHz to 1THz image sensor with on-chip multiplexing in a 0.13μm bulk silicon CMOS technology. The pixel consumes less than 100μW and has a responsivity of 90kV/W at 300GHz and of 1.8kV/W at 1.05THz respectively. High resolution and contrast THz images revealing the inner structure of tree leaves are presented. These results show that multi-frequency...
This paper presents the evolutions of CMOS image sensors. From the early works, highly image processing oriented, the main research effort has then emphasized on image acquisition. To overcome the rising limitations of standard approaches and to promote new functionalities, several research directions are underway with promising results.
An image compressing technique for High Dynamic Range (HDR) image sensors is introduced. Compression is performed in two steps: Pixel value coding optimization followed by DCT-based (Discrete Cosine Transform) compression. A floating point coding technique is first used with a common exponent shared between pixels of the same block, and then a DCT is applied to each group of pixels. This new concept,...
The Frequency Tracking Oscillator (FTO) is being more and more used to drive vibrating MEMS sensors resonators (inertial sensors and mass sensors) because of its ability to control the phase shift over the resonator and thus to track the resonance frequency. The goal of this work is to study the FTO phase noise that determines the sensor resolution. First a phase noise model of the FTO is presented,...
This article introduces a new hierarchical version of a set of motion detection algorithms called ????. These new algorithms are designed to preserve as much as possible the computational efficiency of the basic ???? estimation, in order to target real-time implementation for low power consumption processors and embedded systems.
Visual tasks for embedded systems are confronted with strong constraints on power consumption. Algorithms have to be both robust and compliant to various environments while being computationally and power efficient. An architecture of CMOS image sensor tailored to implement a class of robust motion detection algorithms based on recursive operations, allowing sensor's acuity adaptation to the scene...
Today, the performance and size of micro-gyrometers are mainly limited by their associated electronics. Indeed detection electronics noise and drift induce respectively reduced resolution and stability whereas low drift associated electronics has not been studied. In order to increase the gyrometers performance, the development of a specific detection integrated circuit is presented and special care...
To be implemented on an analog CMOS image sensor, a robust algorithm based on recursive operations is presented. It allows sensor's acuity adaptation to the scene activity. The main interest of the presented motion detection with adaptive thresholding is that, in a context of embedded steady camera, such a system allows focusing on targets with high resolution while keeping background in low resolution...
Video surveillance aims at detecting unexpected individuals or objects intrusion. When no motion is observed, common motion detection systems induce huge power consumption, regardless of the scene activity. This paper presents algorithms for low power motion detection, and their possible implementation. The main interest is that they are able to adapt the sensor's acuity according to the scene activity...
In a context of embedded steady camera for video surveillance with high performance requirements and hard power consumption constraints, a low power CMOS image sensor architecture allowing sensor's acuity adaptation to the scene activity is considered. In this paper we present an original approach based on SystemC modeling to validate a complex analog SIMD architecture (i.e. highly parallel and programmable)...
One of the solutions to reduce the computational complexity of image processing is to perform some low-level computations on the sensor focal plane. This paper presents a vision system based on a smart sensor. PARISl (programmable analog retina-like image sensor) is the first prototype used to evaluate the architecture of an on-chip vision system based on such a sensor and a digital processor. The...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.