The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Timing errors in the memory elements of a design are of increasing importance in nanometer technology microprocessor cores. In this work, we present a flip-flop oriented timing error detection and correction technique. It exploits a transition detector at the input of the flip-flop for error detection along with an asynchronous local error correction scheme to provide timing error tolerance. To validate...
Important characteristic of any VLSI circuit isits power consumption, reliability, operating speed and siliconarea. Dynamic CMOS designs provide high operating speedscompared to static CMOS designs combined with low siliconarea requirements. Pipelines can be used for achieving highcircuit operating speeds. However, as the operating frequencyincreases, the number of pipeline stages should also increaseand...
Timing error tolerance is of great importance in nanometer technology integrated circuits. In this paper, the Time Dilation design technique is proposed that provides concurrent error detection and correction in the field of application and also supports off-line manufacturing scan testing. By utilizing a new scan Flip-Flop, the Time Dilation technique is capable to detect and correct multiple errors...
Strengthening failure mechanisms accentuate timing errors as a real threat in nanometer technology microprocessor cores. In this work, we present a low-cost and low-power, multiple timing error detection and correction technique, which is based on a new flip-flop design. This flip-flop exploits a transition detector for error detection along with an asynchronous local error correction scheme to provide...
Dynamic circuit design techniques can provide high speed operation at lower silicon area requirements, compared to full static CMOS designs. In this paper, we present a memoryless pipeline dynamic design technique with a pre-evaluation phase hidden inside the precharge phase. The combinational logic is implemented with dynamic circuits that offer the desirable high speed operation while the memory...
A desirable characteristic of VLSI circuits is high speed operation. The use of dynamic circuit design techniques can provide high speed operation at lower silicon area requirements, compared to full static CMOS designs. Another common design technique in order to achieve high operating speed is the use of pipeline schemes. However, the higher the required operating frequency, the higher the number...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.