The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Predicting and optimizing the impact of simultaneous switching noise (SSN) on timing and voltage margins in production environments require an accurate and robust modelling methodology. Such a methodology requires high fidelity representing of the physical structures at the chip, package and board level. Here, a modified merge bit approach is used to generate an accurate current profile of the full-chip...
Design of robust power supply system to support DDR4 interface operating at 2400Mbps and beyond requires full consideration of supply noise impact on timing jitter in the system. Using relative jitter for DQ vs DQS and CA vs CK is critical and absolute jitter for CK is critical in optimizing the power supply system and deriving supply noise mitigation strategy.
The power integrity characterization of a high-capacity, compute-server memory system operating at 4.8Gbps-per-link is presented. The design robustness of the low-swing, single-ended signaling is verified as the system has excellent immunity to the noise from simultaneously switching outputs (SSO) and a low power-supply-induced jitter (PSIJ) at the primary chip-package resonance frequency.
Analyzing power supply noise characteristics and predicting its jitter impact is critical in designing the 12.8Gbps single-ended memory interface achieving better than 5mW/Gbps energy efficiency. The clocking circuit jitter performance is characterized by jitter sensitivity. The power supply noise induced jitter (PSIJ) is derived by combining the noise spectrum and sensitivity profile. The final PSIJ...
System power integrity characterization for low-power high-speed memory interface in a 3D package system is a challenging task due to probing difficulties imposed by small form factor. In this paper, power integrity measurements including supply noise, PSIJ sensitivity and PDN impedance curve using on-chip noise generator and monitors are presented. On-chip measurement data are validated by off-chip...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.