The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper a novel calibration method for high-accuracy current-steering DACs is presented. Different from traditional calibration methods which do the calibration by adjusting the current values of the current sources, our method does the calibration by dynamically rearranging the switching sequence of the current sources. Since this resequencing is performed after chip implementation, even the...
This panel discusses the following topics. With the ongoing trend towards more and more digitization in applications ranging from multimedia to telecommunications, there is a big debate about whether there will remain a need for analog circuits in scaled technologies. Analog circuits do not seem to take advantage of nanometer CMOS; rather they suffer from it. So if the question is asked "will...
This work analyzes different parameter extraction methods for on-chip integrated inductors and assesses and their impact on inductor design. The relationship between extracted single-ended and differential parameters is investigated through the use of theoretical network models that support the calculation equations. Experimental results from a test chip are presented and a lumped model, which adequately...
A new approach for automated synthesis of analog and mixed-signal systems is presented. The heterogeneous genetic optimization strategy starts from a functional description and evolves a simple design solution in a strict top-down design process to a complex one that fulfills multiple objectives. Transformations of both architecture and parameters are applied. The expected improvement of the violated...
CAFFEINE, introduced previously, automatically generates nonlinear, template-free symbolic performance models of analog circuits from SPICE data. Its key was a directly-interpretable functional form, found via evolutionary search. In application to automated sizing of analog circuits, CAFFEINE was shown to have the best predictive ability from among 10 regression techniques, but was too slow to be...
This paper presents a framework for behavioral modeling of transceiver front-ends including sampled-data systems. The operation of the building blocks is described as an interaction in a multi-dimensional space between phases and/or frequencies. This description gives insight in the origin of non-ideal signals suggesting ways to improve the performance of the system. Its main application is the architectural...
This paper describes key points and experimental validation in the development of a bottom-up hierarchical, multi-objective evolutionary design methodology for analog blocks. The methodology is applied to a continuous-time DeltaSigma A/D converter for WLAN applications, to generate a set of Pareto-optimal design solutions. The generated performance tradeoff offers the designer access to a set of optimal...
Rectification is a major cause of failure in EMC susceptibility measurements of analog automotive circuits. Especially charge pumping, the change of a DC operating point due to interference, is a harmful effect. In this paper, a methodology is proposed that gives an estimate of the DC voltage shifts caused by conducted interference with relation to frequency, as well as the contributions of each device...
This paper presents an algorithm for the performance driven placement of temperature sensitive analog integrated circuits. A simulated annealing algorithm is used to optimize ah initialy random placement. During each iteration of the optimization algorithm, the temperature distribution caused by power dissipating devices is calculated using an analytical multi-layer thermal model. The influence of...
This paper presents a new approach towards performance-driven placement of analog circuits. A simulated-annealing algorithm is used to drive an initial solution to a placement that respects the circuit's performance specifications. During each iteration, the layout-induced performance degradation is calculated from the geometrical properties of the intermediate solution. The placement tool handles...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.