The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A hierarchical synthesis methodology for analog and mixed-signal systems is presented that fully in a novel way integrates topology selection at all levels. A hierarchical system optimizer takes multiple topologies for all the building blocks at each hierarchical abstraction level, and generates optimal topology combinations using multi-objective evolutionary optimization techniques. With the presented...
This paper presents a continuous-time delta-sigma modulator with a resolution of 10 bits in a 10 MHz signal bandwidth. It is designed in a standard 0.18 mum CMOS technology and consumes 6 mW. A hierarchical bottom-up, multi-objective evolutionary design methodology was developed to reduce design time. It takes advantage of the Pareto-optimal performance solutions of the hierarchically decomposed lower-level...
This paper describes key points and experimental validation in the development of a bottom-up hierarchical, multi-objective evolutionary design methodology for analog blocks. The methodology is applied to a continuous-time DeltaSigma A/D converter for WLAN applications, to generate a set of Pareto-optimal design solutions. The generated performance tradeoff offers the designer access to a set of optimal...
A third-order continuous-time DeltaSigma analog-to-digital converter is designed for the conversion of an input signal bandwidth of 10MHz. Design optimization towards minimal power consumption is demonstrated for the high-speed, low-power building blocks of the modulator. The presented converter achieves a dynamic range of 72dB and a signal-to-noise-and-distortion-ratio of 66dB. The modulator consumes...
The enantiomers are obtained in preparative amounts without a resolving agent via the following sequence: hydantoin synthesis, resolution by entrainment, and ring cleavage by means of hydrolysis in basic conditions. The new variant of preferential crystallization (AS3PC), implemented without using seeds, shows good reproducibility and yield.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.