The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper focuses on the production testing of Memristor Ratioed Logic (MRL) XOR gate. MRL is a family that uses memristors along with CMOS inverters to design logic gates. The two-input MRL XOR gate is investigated using the stuck at fault model for the memristors and the five-fault model for the transistors. It is shown that faults in the XOR gate produce analog output voltage values because of...
Field programmable Gate Arrays (FPGAs) are currently being used in the design and implementation of many modern systems. In this paper, the effect of open faults in FPGA switch matrices on the robustness of fault detection mechanisms is investigated. The error detection mechanism is studied in the context of the Duplication With Compare (DWC) technique. The programmable multiplexer with level restorer...
This paper discusses voltage-controlled M-M relaxation oscillator with analytical and circuit simulations. The introduced circuit has two different configurations based on the polarities of memristor; whether they are in the same direction or in the opposite direction. The Analytical formulas are function of the reference voltage such as the oscillation frequency and oscillation conditions for each...
Neuromorphic circuits have recently emerged as promising candidates for future computing paradigms. Min-Max circuits are indispensable building blocks in many neuromorphic systems, fuzzy systems and artificial neural networks. An important challenge in the design of state-of-the-art min-max circuits is their area occupancy. Memristor-based min-max circuits have been sought as powerful candidates in...
Memristor-based min-max circuits have been proposed as a promising application of memristors. This work focuses on 3-input memristor-based min-max circuits. A thorough analysis of the structure is presented. It is shown that the proposed structure does implement min/max operations for arbitrary input voltages. Also, design constraints and limitations are derived. Finally, the effect of the memristor...
This paper addresses the issue of finding a high coverage minimum test set for the second generation current conveyors CCII. The circuit under test is used in active capacitance multipliers, V-I scalar circuits, Biquadratic filters and many other applications. This circuit is often used to implement voltage followers, current followers and voltage to current converters. Five faults are assumed per...
This work proposes a novel Center-Of-Gravity (COG) defuzzifier circuit based on memristors. The proposed circuit overcomes the prime disadvantage of COG defuzzifiers which is area occupancy via the use of memristors. The main idea in the circuit is to store the singletons (output fuzzy sets) in the memconductance (reciprocal of the memristance). This reduces the multiplication into Ohm's Law which...
FPGAs are becoming more popular in the domain of safety-critical applications (such as space applications) due to their high performance, re-programmability and reduced development cost. Such systems require FPGAs with self-detection and self-repairing capabilities in order to cope with errors due to the harsh conditions that usually exist in such environments. In this paper, a new dynamic fault recovery...
In this paper, a modified recoded-multiplicand systolic serial-parallel multiplier using memristors has been proposed. Memristor; the newly found circuit element; was used for less area and enhanced performance. The presented multiplier uses the modified Booth to get a structure of n/2 cells. The multiplier architecture is described as an n-bit multiplicand and m-bit multiplier structure. The multiplier...
This paper introduces the modified single input Op-Amps memristor based oscillator. The oscillator is realized with ideal, LM741 and current feedback (AD844) Op-Amps where memristors replace resistors. The effect of memristor on the oscillation frequency and the oscillation condition that are totally independent is studied. This helped in studying the whole operation regime of the memristor. The effect...
This paper introduces a testing algorithm based on the inverse problem concept. This algorithm detects single and double parametric faults in analog circuits by estimating the actual parameter values of the CUT. To verify the effectiveness of the proposed algorithm, it is applied to the Sallen-Key second order band pass filter where all injected faults are detected and diagnostic correctly with max...
This paper introduces a memristor-based oscillator using Deboo integrator. Three different cases are discussed in which a resistor is replaced with a memristor in each case one at a time. These resistors are affecting the condition or frequency of oscillation or both. The effect of changing wide range of Rinit of the memristor on the circuit behavior is introduced for different cases. The study of...
Nowadays, mixed analog and digital circuits are of big interest. Digital-to-Analog converters (DACs) are among the main parts of these circuits. Hence, testing the Pipelined DAC (PDAC) is necessary as it is used in many applications. This paper presents a low cost test of a one stage circuit level PDAC. The fault model used in this test consists of catastrophic faults. It is proved that two test inputs...
In this paper, the material implication logic gate has been realized using memristors. A memristor can be used as a logic gate or a latch which is known as ‘stateful logic’ [8]. All logic gate realizations have been presented using material implication. A new realization of two carry lookahead adder architectures based on material implication has been proposed. A performance comparison with conventional...
A novel algorithm for detecting soft faults in linear analog circuits based on the inverse problem concept is proposed. The proposed approach utilizes optimization techniques with the aid of sensitivity analysis. The main contribution of this work is to apply the inverse problem technique to estimate the actual parameter values of the tested circuit and so, to detect and diagnose single fault in analog...
Cryptography algorithms are becoming more necessary to ensure secure data transmission, which can be used in several applications. A modified Rijndael algorithm capable of encrypting a 128 bit input/output/key is presented. The presented algorithm depends on substitution and permutation network (SP-Network) rather than feistel network. A new stage is proposed in the encryption process. The introduced...
In this paper, a video watermark technique is proposed. The proposed technique depends on inserting invisible watermark in Low Frequency DCT domain using pseudo random number (PN) sequence generator for the video frames instead of high or mid band frequency components. This technique has been realized using Matlab and VHDL. The system has been implemented on Xilinx chip XC5VLX330T. The result of implementation...
Software-Defined Radio (SDR) is a rapidly evolving Technology. SDR have been widely studied as a solution to support multiple competing and in compatible air interface standard in future wireless communications. In this paper, we present the implementation of optimized Digital Down Converter (DDC) module for triple-mode WCDMA, CDMA2000 and GSM. The designed module consists of digital mixer, CIC filter,...
This paper presents novel Built In Sensor (BIS) to test a well-known analog building block; the Current Feedback Operational Amplifier (CFOA). The proposed BIS tests on the terminal characteristics of the analog block. It has no voltage degradation. Moreover, it has a simple design, very small area and can detect both short and open circuit faults. Simulations are made to test CFOA-based universal...
In this paper, a novel built-in sensor (BIS) for digital CMOS circuit testing has been proposed. The proposed BIS has no voltage degradation and it is able to detect, identify and localize both open and short circuit faults. Moreover, it has a simple realization with very small area and detection time. A 4×4 multiplier cell is tested by the proposed BIS and all injected faults are detected.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.