The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The speed of general purpose input output (GPIO) continues to increase as more consumer applications utilize “smart” devices. The low-voltage differential signaling (LVDS) is often times the highest speed that GPIO interface needs to support in the mixture of different single ended signaling pins. Although LVDS is differential and somewhat immune to direct signal coupling from other signals, it is...
Decoupling core power for modern processors or SOCs is a challenging task due to large power consumption. The decoupling network designed by a commonly used target impedance approach is known to be very pessimistic and very difficult to implement. In this paper, a step surge current is identified as a major source of core power noise. By considering the ramp time of the surge current, we propose a...
Retention registers have been widely used in power gated designs to store data during sleep mode. However, their excessive area and leakage power render it imperative to minimize the total retention storage size. The current industry practice replaces all registers with singlebit retention ones, which significantly limits the design freedom and yields suboptimal designs. Toward this, for the first...
Retention registers have been widely used in power gated design to store data during sleep mode. Since they consume much larger area and power than normal registers, it is imperative to minimize the total retention storage size. The current industry practice only replace all registers with single-bit retention ones, which significantly limits the design freedom and results in excessive area and power...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.