The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Cyber-Physical Systems need to handle increasingly complex tasks, which additionally, may have variable operating conditions over time. Therefore, dynamic resource management to adapt the system to different needs is required. In this paper, a new bus-based architecture, called ARTICo3, which by means of Dynamic Partial Reconfiguration, allows the replication of hardware tasks to support module redundancy,...
Current solutions to the interoperability problem in Home Automation systems are based on a priori agreements where protocols are standardized and later integrated through specific gateways. In this regards, spontaneous interoperability, or the ability to integrate new devices into the system with minimum planning in advance, is still considered a major challenge that requires new models of connectivity...
Division is an operation extensively used in architectures for digital signal processing algorithms, which in portable devices require an implementation using fixed-point format. In this paper, a novel fixed-point divider is proposed. The divider architecture is based on a division algorithm that uses the reciprocal operation and a post-multiplication. In turn, reciprocal operation is based on the...
This paper introduces an architecture of a switched-capacitor network for Gaussian pyramid generation. Gaussian pyramids are used in modern scale- and rotation-invariant feature detectors or in visual attention. Our switched-capacitor architecture is conceived within the framework of a CMOS-3D-based vision system. As such, it is also used during the acquisition phase to perform analog storage and...
FAFNER is code developed by Lister which simulates by Monte Carlo methods the Neutral Beam Injection (NBI) technology, one of the most extended heating methods for fusion devices. To the date, FAFNER has been usually run at CIEMAT adapted to the TJ-II helical axis stellarator on shared memory Cray architecture machines. From this version, FAFNER has been ported to the Grid in the framework of the...
The differential diagnosis (ddx) is a systematic method to identify unknowns. This method, essentially a process of elimination, is used by taxonomists to identify living organisms and by physicians to diagnose the specific disease in a patient. One important point is the enormous amount of knowledge that doctors are required to possess, in order to be able to make a correct ddx. The main problem...
High performance computers are becoming popular for non scientific areas. Growth of computer capacity, virtualization techniques, and network capacity, give an opportunity to exploit the potential of those systems and to integrate different concepts for improving resource utilization. In this paper, we propose an architecture which manages groups of distributed resources, deploying infrastructures...
Bioinformatics tools used for efficient and computationally intensive analysis of genetic sequences require large-scale computational resources to accommodate the growing data. Grid computational resources such as the Open Science Grid and TeraGrid have proved useful for scientific discovery. The genome analysis and database update system (GADU) is a high-throughput computational system developed...
In this paper, we present a VLSI design for a piecewise linear (PWL) function evaluator. This design is based on a dedicated microprocessor architecture that allows reprogrammability not only in the function, but also in the dimension (n = 1, …, 6). The design was developed by using industry electronic design automation (EDA) tools and a standard CMOS 0.5 μm technology. Logic and analog simulations...
This paper demonstrates the possibility to automate most critical parts of the design of high-resolution interface circuits. We present measurements from CMOS prototypes of a 16bit@16Khz second-order ΔΣ modulator and a 17bit@40Khz fourth-order ΔΣ modulator. Both use fully-differential switched-capacitor (SC) circuits and have been designed in full-custom style with the help of a CAD tool which uses...
A 2??m CMOS current comparator prototype is presented with an input current comparison range of 140dB and virtual zero offset(≪10pA). The circuit uses capacitive sensing for high resolution and nonlinear feedback to achieve small input voltage variations in the complete input current range. Operation speed for low current is abot two orders of magnitude larger than for conventional circuits. Simplified...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.