The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Recently proposed SoftRouter and 4D network architectures recommend having the least amount of intelligence in the switches. They advocate transferring control plane functionalities to general-purpose servers that could govern these switches remotely. A link failure in such architectures could result into switches losing contact with the controller or even generating routing loops. These scenarios...
This paper proposes a general framework for the design and simulation of network-on-chip-based turbo decoder architectures. Several parameters in the design space are investigated, namely, network topology, parallelism degree, the rate at which messages are sent by processing nodes over the network, and routing strategy. The main results of this analysis are as follows: 1) the most suited topologies...
In recent year, ubiquitous computing has gained more attention in academic area. With ubiquitous computing, users can process or get information anytime and anywhere. Fortunately, with the advent of peer-to-peer overlay network, the ubiquitous environment can become scalable with using the peer-to-peer overlay network as the communication middleware. Peer-to-Peer overlay network is an application...
Recently, FPGAs have been integrated into HPC clusters in order to boost computational performance while reducing power consumption. However, performance and effective logic utilisation is usually limited by the number of inter-device pins and most importantly the interconnection architecture. Mesh interconnection in particular suffers from the pin-limitation problem. The concept of Virtual Wires...
The requirements of high performance mega functional solutions are becoming important day by day. With the advancement in semiconductor devices and fabrication technology, it is possible to pack more logic in smaller area of silicon. But the implementation of these mega functional modules using common bus architecture, parallel bus architecture, pipelining are becoming ineffective and posing a bottleneck...
Scalable Networks on Chips (NoCs) are needed to match the ever-increasing communication demands of large-scale Multi-Processor Systems-on-chip (MPSoCs) for multi media communication applications. The heterogeneous nature of application specific on-chip cores along with the specific communication requirements among the cores calls for the design of application-specific NoCs for improved performance...
The focus of Wireless sensor networks is how to use limited energy to be able to make the network more effectively. Therefore, energy-saving research has becoming a major focus of recent research, and the network topology control is a part of energy-saving research, We propose that the sensor field be overlaid with a honeycomb virtual mesh based on a tessellation. Based on this cellular structure,...
In order to achieve the self-adaptive architecture-centric services' selection, this paper put forward the design principle of topology routing about service nodes, a network structure is built that agent is viewed as the basic Internetware granularity unit; By virtue of P2P environment such as open, dynamic, varied and more controllable evolution character, it is done to expand the self-adaptive...
Network delay is a major design parameter for Networks-on-Chip (NoC)-based applications. Improving NoC delay could be achieved at different design phases. At the system level, we study in this paper the impact of the network topology on NoC system delay using graph-theoretic concepts. A topology-based model is developed to calculate the average NoC delay, which is caused by links and routers. The...
The architecture of the class of routers to implement the modified Fat Tree topology is shown. The router architecture is buffer-less with a simplified routing function. The routing function is obtained from a model that describes the Fat Tree topology and from where the equations governing the routing circuitry are derived. A parameterized router model is developed and coded in verilog. A modified...
Networks on chip (NoC), a new packet-based design method, with a new dependable no deadlock (DND) back-tracking routing algorithm are proposed to implement artificial neural network (ANN). This system is simulated by NIRGAM NoC simulator to get system performance. Experimental results show that this proposed system has higher connection-per-second (CPS), lower communication load than the exiting other...
If dynamic bandwidth-guaranteed connections between distributed services (e.g., grid services) are provisioned through a centralized system, the policy to serve connection requests might heavily impact both the success in and the time required for setting up user services (e.g., grid-enabled applications). In this paper, the implementation of a batch queue in the centralized system is proposed. By...
While the Internet was designed with host-oriented networking applications, recent Internet statistics show that content-oriented traffic has become more and more dominant. Even though content-oriented networking, which tries to resolve this discordance, has received increasing attention, there have been few comprehensive and quantitative studies on how to realize a content-oriented networking architecture...
The present paper proposes a novel method for computing inter-domain paths subject to multiple independent additive constraints in MPLS-TE networks. An efficient solution to this problem is a key element for providing services with guaranteed performance across domain boundaries. However, the inherent hardness of the multi-constrained path computation as well as inter-domain scalability and security...
Architecture of DREAMSCAPE is introduced into optical networks combined with ASON/GMPLS, and a selection scheme is proposed for group engine (GE) and unit engine (UE). Then the cooperation relationship of modules in GE and the verification platform are described.
Cloud computing is making it possible to separate the process of building an infrastructure for service provisioning from the business of providing end user services. Today, such infrastructures are normally provided in large data centres and the applications are executed remotely from the users. One reason for this is that cloud computing requires a reasonably stable infrastructure and networking...
This paper presents a novel analytical model to compute communication latency of broadcast as the most fundamental collective communication operation. The novelty of the model lies in its ability to predict the broadcast communication latency in wormhole-routed architectures employing asynchronous multi-port routers scheme. The model is applied to the Quarc NoC and its validity is verified by comparing...
Single instruction multiple data processors are increasingly used in embedded systems for multimedia applications because of their area and energy-efficiency. Neighboring communications between the processing elements are a key issue in SIMD processors. They are present in most data parallel applications. However, the lack of flexibility in major parallel architectures is its main shortcoming. In...
In this paper, we introduce a clean-slate architecture for improving the delivery of data packets in IEEE 802.11 wireless mesh networks. Opposed to the rigid TCP/IP layer architecture which exhibits serious deficiencies in such networks, we propose a unitary layer approach that combines both routing and transport functionalities in a single layer. The new mesh transmission layer (MTL) incorporates...
This paper presents a testbed implementation of an inter-carrier GMPLS (generalized multi protocol label switching) service architecture recently proposed. This architecture couples the path computation element (PCE)-based control plane with a service plane managing discovery, composition and activation functions of inter-carrier service elements. The testbed implements the required PCE communication...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.