The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
WK-recursive based networks well conform to a modular design due to the properties of regularity and scalability. Here, the focus is on a triplet-based WK-recursive topology and its implementation using tiled shapes in multi-core processors design is explored. To further improve the network throughput and reduce the network latency, a pair of heterogeneous topologies is proposed to separate the core...
Well-known immunization strategies, based on degree centrality, betweenness centrality, or closeness centrality, either neglect the structural significance of a node or require global information about the network. We propose a biologically inspired immunization strategy that circumvents both of these problems by considering the number of links of a focal node and the way the neighbors are connected...
Reduction in the latency (end-to-end latency and network latency), loss probability, energy consumption and response time are the basic parameters, which are considered by the researchers for the optimization of the networks-on-chip topologies. Different cores communicate at different rates with each other. Some cores communicate at a very rapid rate whereas some rarely communicate to each other....
In this paper, we present a methodology for modeling, analysis and generation of NoC topology. Specially, our optimization framework of static and dynamic properties ensures core-to-core communication of the complete network. Our approach (1) fully exploits the regularity of standard topology and the flexibility of application-specific topology (2) generates a scalable network containing heterogeneous...
Multiprocessor System-on-Chip is a promising realization alternative for the next generation of computing architectures providing the required data processing performance in high performance computing applications. Numerous scientists from industry and academic institutions investigate and develop novel processing elements and accelerators as can be seen in real devices like IBM's Cell or nVIDIA's...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.