The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Security features of modern (SoC) FPGAs permit to protect the confidentiality of hard- and software IP when the devices are powered off as well as to validate the authenticity of IP when being loaded at startup. However, these approaches are insufficient since attackers with physical access can also perform attacks during runtime, demanding for additional security measures. In particular, RAM used...
Algorithms for data encryption are one of the most important parts of modern communication systems. In this paper the results of hardware implementation of AES256 and TDES algorithms are presented. AES256 and TDES are implemented as an IP core with AXI interface because of constant growth of data transfer requirements in modern embedded systems, in order to improve their capability. Beside details...
The Advanced Encryption Standard (AES) block cipher is currently used in many applications such as smart cards, e-mail and Wi-Fi. The algorithm's purpose in any case is to provide confidentiality in the communication. However, each of the applications imposes different constraints over the cipher. The aim of this work is the design of three architectures for AES, oriented to different applications...
The cryptographic hash functions BLAKE and Skein are built from the ChaCha stream cipher and the tweakable Threefish block cipher, respectively. Interestingly enough, they are based on the same arithmetic operations, and the same design philosophy allows one to design lightweight coprocessors for hashing and encryption. The key element of our approach is to take advantage of the parallelism of the...
The reconfigurable processors like FPGA are extensively used for cryptographic applications which have reduced the time to market of the hardware logic. This paper describes the high performance pipelined hardware implementation of RC5 algorithm in Xilinx Vertex II Pro FPGA with a 12-stage pipeline scheme that has achieved an encryption rate of 6.9 Gbps. The proposed design operates on 12 input data...
The RSA algorithm is widely used for information security today. This paper improves the architecture of the modular multiplier and also presents a new RSA encryption and decryption strategy to diminish greatly the time cost for RSA crypto-system to deal with the long data. An efficient RSA crypto-processor is designed by combining the traditional and new strategies of encryption and decryption. The...
Recently, DES has been the most widely used symmetric block cipher for information security. But many powerful attacks, such as differential attack and linear attack had been proposed for cryptanalyzing DES. This paper gives an introduction and theoretical analysis of DES Algorithm and proposes a new design of encryption key and S-box to improve the algorithm performance. The hardware language VHDL...
The article presents a pipeline implementation of the block cipher CLEFIA. The article examines three known methods of implementing a single encryption round and proposes a new fourth method. The article proposes the implementation of a key scheduler, which is highly compatible with pipeline encryption. The article contains a detailed analysis of the data processing path for the 128-bit key version...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.