The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We describe a lightweight open-source MIPS-ISA processor, wherein performance and area can be flexibly traded-off with one another. The processor contains an ultra-low-cost co-processor capable of executing programs comprised of SUBLEQ instructions (subtract and branch if the difference is = 0), which recent work has shown to be sufficient for any computation. Area/performance trade-offs are realized...
In safety-critical environments it is no longer sufficient to rely on legacy methodologies. Correctness should be built in all the way through the process. This paper presents a toolchain which allows theorem prover output to be interfaced to fault-tolerant FPGA circuitry. We show a shallow embedding of a lambda calculus executing on a Xilinx platform with the assistance of a choice of fault-tolerance...
Soft-core processor's implemented on an FPGA are now days becoming very economical. These can be customized according to special needs and demands. Customization according to the application can be done using soft-core's. But there exists a lot of overhead in reimplementing and downloading the core again to the FPGA, if in case any changes are required in the code. Hence a new technique to overcome...
Smart home system, makes home life more comfortable, more safe and more efficient by connecting application subsystem with each other. The disadvantages of ordinary home is not far to seek. Such as few functions, single interactive mode. Compared with ordinary home, smart home has many strengths, especially this smart home system. Our smart home system is composed of a lot of popular technology, for...
To make the FPGA configuration more flexible and easier, this article designs a SPI FLASH-based FPGA dynamic reconfiguration method according to the principle of FPGA configuration. In the paper, some of the key technologies in software design are analyzed and solved. Besides, the design has been verified on the hardware platform as well. The results show that this design is reasonably practicable...
Data processing at high-speed is a direction of the development of FPGA. This is an age of NIC popularity, the majority problems of data processing could be solved with the network cards, but some particular requirements of the data processing often could not be met with normal network cards. This paper involved in data processing card which requires one ethernet interface to send and receive data,...
High-speed image capture technology is widely used in image signal transmission, processing, pattern recognition and industrial control. LVDS signal transmission technology and Hotlink transmission technology are two kinds of image signal transmission method who has been widely used in different areas because its own strengths. Because of its high-speed and strong interference immunity, LVDS signals...
An academic processor to be used in the “Computer Structure” subject has been developed in this work. During the lab sessions students will apply their knowledge about digital systems to design and implement this processor so they will interact with a real implementation of the system in several ways: modifying it to increase its functionality, programming it and watching its internal state while...
This paper presents the process of implementation of the MIPS-1 ISA on a simple didactic processor, without increasing the datapath complexity. This implementation may be desirable for academic purposes or for the use of datapaths of different complexity and performance in the MPSoC (Multiprocessor System-on-Chip) design. This paper shows the physical changes needed in the target datapath to fit the...
We present a system that allows simulating wide range of instruction set architectures (ISA). This system includes full development and simulation environment for defining the required ISA, creating and editing assembly programs of the defined ISA, and simulating the execution of these programs. This system also includes a soft processor described in the Verilog hardware description language (HDL)...
Expectations of Electrical Engineering students about their courses have changed over the years. Even though the basic principles of Digital Electronics remain the same, tools and laboratory activities need to accommodate more demanding expectations. This paper presents MiniMIPS: an 8-bit implementation of the MIPS's single-cycle architecture for educational purposes. The MiniMIPS is targeted to the...
Considering the vast requirement of embedded fingerprint identification system, a new fingerprint identification system based on SOPC is proposed. FPGA is the core of the system, Nios II processor is created in FPGA. Custom instructions are used to implement the algorithm of fingerprint image processing, the speed of fingerprint identification is improved with custom instruction. The system has some...
with the development of FPGA, the design of digital electronic circuits has entered a new era, which make it possible for designers to customize their own special CPU. So it is a great significance to design an economic and applicable CPU core based on FPGA for the cost reduction and the possession of intellectual property. Based on the relevant knowledge on the principles of computer composition,...
In direct conversion receiver, I/Q imbalance is caused by non orthogonality between in-phase component and quadrature-phase component caused by imperfections of quadrature demodulator. In addition, carrier frequency offset (CFO) occurs as well. In this paper, we present a register transfer level (RTL) design of joint CFO and I/Q imbalance compensator. First, we verify the efficiency of compensation...
Nowadays, computers are indispensable tools for most of everyday activities ranging from consumer electronics to industrial process automation. Complexity of new applications leads computer engineers to use embedded systems in order to develop high performance technological solutions that can achieve high speed processing while exploiting hardware resources efficiently. In order to develop embedded...
The Computer Architecture and Organization course in Computer and Electrical Engineering departments faces with a big problem: the migration from theory to practice. In order to solve this problem, a Computer Architecture simulator named BZK.SAU[1] is designed using an emulator program for educational purpose. This approach has important limitations. While students can complete and simulate their...
Reed Solomon coding has an important role to play as to sustain reliability of data communication. However, the encoder consumes significant amount of power that affects the cost of producing the hardware. Besides, the complicated encoder circuit also does affect the cost of implemented hardware. There is a need to build a simple encoder which does the similar data encoding function. By amalgamate...
This paper presents an FPGA implementation of the Advanced Encryption Standard (AES), using a Minimal Instruction Set Computer (MISC) architecture. The MISC's architecture is simple and reconfigurable to execute fundamental instructions with just simple hardware logic components. Due to the MISC's simplicity, it can be further extended to data encryption systems for certain applications like wireless...
Low-density parity-check (LDPC) codes are one of the most effective error controlling methods, which now are widely used in multiple communication systems, for example, DVB-S2, 802.16e, etc. In these communication standards, the adopted LDPC codes are all quasi-cyclic low-density parity-check (QC-LDPC) codes. The parity-check matrices of QC-LDPC codes consist of arrays of circulants, in which each...
H-HIPS (Hardware- and Host-Based Intrusion Prevention System) is an IPS that can be used on UMPC (Ultra-Mobile PC) or PDA (Personal Digital Assistant). Because it has been achieved by using a FPGA (Field Programmable Gate Array), the use of the hardware resource for intrusion detections is limited. Additionally, the operation of low power consumption is very important. In this paper, a firewall unit...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.