The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Model predictive control (MPC) is a popular advanced model-based control algorithm for controlling systems that must respect a set of system constraints (e.g. actuator force limitations). However, the computing requirements of MPC limits the suitability of deploying its software implementation into embedded controllers requiring high update rates. This paper presents a scalable embedded MPC controller...
Nature has proved to be a source of inspiration for engineering solutions. Spiking Neural Networks are exemplary from this perspective, due to the possibility to exploit them not only to simulate the biological networks of neurons but also to effectively work as classifiers and artificial intelligence systems. Another interesting nature-inspired paradigm is Swarm Intelligence, mainly applied to optimization...
Understanding and emulating the brain behaviour is one of the most challenging topic in neuroscience but simulating such complicated models always requires a lot of computation and, as a consequence, a lot of time. In order to efficiently evaluate a model it could be very useful to speed up the simulation process by using software or hardware accelerators. This paper presents an FPGA based accelerator...
The analog CNN-UM can be used to solve the Navier-Stokes equations quite fast. But using in engineering applications it can not be sufficiently accurate and reliable because noises from the environment, such as power supply noise or temperature fluctuation. With the proper Field Programmable Gate Array (FPGA) we can gain sufficient (adequate) computation speed with high precision. The dedicated hardware...
Automated code generation and performance tuning techniques for concurrent architectures such as GPUs, Cell and FPGAs can provide integer factor speedups over multi-core processor organizations for data-parallel, floating-point computation in SPICE model-evaluation. Our Verilog AMS compiler produces code for parallel evaluation of non-linear circuit models suitable for use in SPICE simulations where...
Single-FPGA spatial implementations can provide an order of magnitude speedup over sequential microprocessor implementations for data-parallel, floating-point computation in SPICE model-evaluation. Model-evaluation is a key component of the SPICE circuit simulator and it is characterized by large irregular floating-point compute graphs. We show how to exploit the parallelism available in these graphs...
This paper describes the programming of a reconfigurable environment to handle inverse dynamics computation for robotics control. Instruction parallelism/pipelining and avoidance of carry propagation while evaluating a lengthy sequence of sum of products is proposed. The difficulties of programming a reconfigurable platform are overcome by defining a fixed Processing Element (PE) model with multiple...
In the area of mechanical, aerospace, chemical and civil engineering the solution of partial differential equations (PDEs) has been one of the most important problems of mathematics for a long time. In this field, one of the most exciting areas is the simulation of fluid flow, which involves for example problems of air, sea and land vehicle motion. In this paper a CNN-UM based solver of 2D inviscid,...
To deal with the problem of maintaining variable data set in digital image processing, this paper brings forward a general hardware structure for linked-list. It is designed to accomplish the commonly used functions and some more complicated functions of the linked-list data structure. In order to fully utilize the limited memory resources in embedded hardware platform, we propose a memory recycle...
Compression of digital audio signals has become very important audio computation process. Several compression schemes were developed and well established. Most of them adopt the MDCT/IMDCT. This paper presents a new FPGA-based generic IP core of an identical forward and inverse 12/36-point MDCT architecture and a new architectural model simulation toolbox. Several IP core parameters, that can be set...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.