The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Reconfigurable devices are widely attractive for several application fields thanks to their size, rapid prototyping characteristics, flexibility and upgradability. Thanks to partial Reconfiguration features, FPGA becomes the golden core of the adaptive computation paradigm since they may dynamically change their functionalities based on the elaboration request. Today, adaptive computation is mainly...
Network on Chip system establishes better on-chip communication for a chip multiprocessor system than the traditional bus based system. In the network design, the selection of routing algorithm and the network topology play a vital role in the performance of on-chip interconnects. One of the problems in routing is congestion of traffic which hampers the performance of the system to a great degree...
Boolean satisfiability based detailed routing is becoming very popular nowadays because of its capability to evaluate all the nets simultaneously. In this approach the geometric FPGA detailed routing problem can be transformed into a single Boolean function. Any satisfying assignment of input Boolean variables in the function denotes that routing is possible. Impossible routing is proved by the absence...
One of the important issues in power and performance trade off analysis in network on chip designs is communication. Communication portion in the power consumption of system on chip can be up to 50% of the whole power of consumption of the chip. This deems to be more important for network on chips which center around an intercommunication networks. Many networks on chip routers have been designed;...
In recent years, pre-fabricated design styles grow up rapidly to amortize the mask cost. However, the interconnection delay of the pre-fabricated design styles slows down the circuit performance due to the high capacitive load. In this paper, we propose a technique to insert dual-rail wires for pre-fabricated design styles. Furthermore, we propose an effective dual-rail insertion algorithm to reduce...
It is becoming increasingly difficult to implement effective systems for preventing network attacks, due to the combination of (1) the rising sophistication of attacks requiring more complex analysis to detect, (2) the relentless growth in the volume of network traffic that we must analyze, and, critically, (3) the failure in recent years for uniprocessor performance to sustain the exponential gains...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.