The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper proposes a method for FPGA-based space-borne systems supporting multi-task applications to enable run-time combined adaptation to variations in system power budget and variations in available hardware resources due to occurrence of transient or permanent faults. The adaptation method assumes that each task in the workload has multiple implementations, which can operate at different clock...
This paper describes the integration of a scrubbing strategy and a dynamic reconfiguration mechanism within an FPGA-based heterogeneous System-on-chip, intended to be used as a reconfigurable processor for space applications. Scrubbing offers the possibility of detecting and correcting transient errors in the device configuration memory, while dynamic reconfiguration is used either to relocate modules...
Field-Programmable Gate Arrays (FPGAs) provide highly flexible platforms to implement sophisticated data processing for scientific space instruments. The dynamic partial reconfiguration (DPR) capability of FPGAs allows it to schedule HW tasks. While this feature adds another dimension of processing power that can be exploited without significantly increasing system complexity and power consumption,...
In this paper, we study the performance of a Block RAM (BRAM)-based embedded radiation sensor for adaptive single-event effect mitigation in FPGAs. To achieve this, we designed custom BRAM wrappers to extend the Xilinx BRAM macros with scrubbing and error correction, for both free and used BRAMs (utilized by the user). A case study demonstrates that in a system with all 298 BRAMs (of the Virtex-5QV)...
In this paper, design of a novel reliable Application Specific Network on Chip (ASNoC) with reconfigurability and its integration with Reliable Reconfigurable Real Time Operating System (R3TOS) is presented. Network on Chip (NoC) is a well known scalable communication paradigm to avoid the communication bottleneck in bus based communications. Reconfigurable Field Programmable Gate Arrays (FPGAs) are...
In this paper, we propose a novel programmable processing element (PPE) for various cryptographic systems that can be used in IoT applications. The design enables the programmability, thus supporting a wide range of bit-widths (such as 16, 32, and 64). It employs a very long instruction word (VLIW) architecture with an instruction set and memory hierarchy specialized for crypto-processing. Both FPGA...
This paper presents a fully configurable and programmable coprocessor IP core to efficiently compute Artificial Neural Networks (ANNs) in heterogeneous System-on-Chips (SoC). There is an increasing interest in moving applications involving streamed data such as those arising in machine-learning systems (machine-vision, speech-recognition, etc.) to highly-integrated low-power embedded devices. In this...
Collective object manipulation is one of the frequently observed behaviors in natural swarm systems which inspired many researchers to study and implement such methods via robotic systems. Adding obstacle avoidance capability to the agents involved in the manipulation task creates a ground for parallel object manipulation and collective construction in cluttered environments. In this paper, the obstacle...
Radiation-tolerant Field-Programmable Gate Arrays (FPGAs) enable efficient and high-reliable data processing for scientific space missions at the drawback of highly complex and customized FPGA designs. This paper describes the design of a simple but efficient and flexible FPGA architecture as accelerator for data processing. It combines the performance of an FPGA implementation with the flexibility...
This paper presents a novel modeling and fabrication technique of semi-soft mechanisms inspired by the origami twisted tower. The twisted tower is a modular origami structure consisting of multiple octagon-shaped layers. This structure can generate linear contraction, extension, and bending. A special geometric construct of this design allows each layer to fully collapse by twisting π/4°. Inspired...
The addition of hard blocks such as Block RAMs and Digital Signal Processors, have proven to be good means of improving various performance metrics in FPGAs. This however places stricter constraints on runtime relocation of hardware tasks and hence reduces their application in dealing with permanent faults. In this paper, we present a strategy that enhances the utilization of heterogeneous reconfigurable...
Approximately 5,000,000 worldwide suffer from a serious spinal cord injury (SCI). Not only do the injured lose the ability to stand and walk (and sometimes move their arms), they suffer from additional injury-induced complications including loss of bladder and bowel control, decreased cardiovascular and pulmonary health, inability to regulate body temperature, and loss of muscle strength and bone...
Using commercial FPGAs in harsh environments such as space applications, enables high processing power. Temporary faults such as single-event upsets, which can be mitigated by well-known methods, are not as critical as permanent faults, since they may endanger the application in case of a defective FPGA. To overcome the impact of permanent faults, we introduce hardware fault detection, isolation,...
Heterogeneous system-on-chips (SoC) that include both general-purpose processors and field programmable gate arrays (FPGAs) are emerging as very promising platforms to develop modern cyber-physical systems, combining the typical flexibility enabled by software with the speedup achievable by custom hardware accelerators. Furthermore, the dynamic partial reconfiguration (DPR) capabilities of modern...
Currently, radiation-hardened static random access memory (SRAM) based field programmable gate arrays (FPGAs) are used frequently for space applications. Invariably, such SRAM-based FPGAs are used along with an electrically erasable programmable read-only memory (EEPROM). Although the radiation tolerance of data stored on EEPROMs is much higher than that stored on SRAMs, the radiation tolerance of...
Many control systems are inherently infinite dimensional when they are described by partial differential equations. Currently, there is renewed interest in the control of these kinds of systems, especially in the quantum information field. Since the dynamics of these systems will not be perfectly known, it is especially of interest to control these systems adaptively and even autonomously via low-order...
The new networking paradigm of opportunistic spectrum sharing is a promising technology for mitigating the scarcity of spectrum, which has resulted from the exponential increase in the number of wireless devices and ubiquitous services. In light of the new concept of Authorized/Licensed Shared Access (ASA/LSA), in this work, we consider the coexistence and spectrum sharing between a collocated multiple-input-multiple-output...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.