The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Work is in progress throughout the globe to efficiently use the potential of the quantum theory of computation over their classical counterpart and hence there is a need of building quantum computing hardware. The target of building quantum computers can be achieved if we have better tools for the design of quantum hardware. Quantum circuit simulators are tools for the logic verification of quantum...
A new CMOS LC voltage-controlled oscillator (VCO) circuit design using multiwalled carbon nanotube (MWCNT) wire inductor in LC tank circuit is presented. The VCO is designed in TSMC 0.18 μm CMOS process. We have applied our recently reported one-dimensional fluid electronic transport model of multiwalled carbon nanotube interconnect in π-model of the inductor. We have studied...
In this article, we propose a new logic style which is resistant to Differential Power Analysis (DPA) attacks as well as energy efficient, to provide security to devices like smart cards. The main drawback in the existing secure logic styles was the high power consumption which is reduced significantly by using adiabatic approach. Dual-rail logic is used to maintain security and adiabatic logic is...
This talk will deal with the current trends and advances in Computing and Communication. The talk will highlight Intel's response to these trends. The areas of focus at Intel in connection to this trend will be discussed. The talk will discuss several challenges and opportunities that academics and advanced students can focus. It will set a roadmap for exploring solutions for these challenges.
CMOS integrated circuit technology is expected to scale down for a few more technology nodes, enabling several billion transistors on a single chip. New technologies are now being explored as potential successors to CMOS. This talk will explore the challenges in electronic design, both with the next generations of CMOS technology and with potential new replacements. The challenges include high-level...
How to design an efficient and cost effective software system is a million dollar question to every software engineer. The challenges lie in the fact that there is no such fixed rules and regulations, following which will produce an efficient software system. Practitioners have proposed many solutions to address this issue. In this discussion, we will try to touch base on some of the vital points...
Abstract form only given. The central function of higher education is strong contribution of faculty members in disseminating knowledge to the students as well as to the peers. To become competitive the universities in India are including advance technical information in the instructional curriculum. Additionally, several higher educational institutions are in a transitional phase from teaching-only...
In this informal presentation, we will overview experiences related to research activities in terms of best practices. Fundamental and well-established strategies will be overviewed with an emphasis of motivation and significance of specific problems while keeping track of the bigger pictures. Culvation of the research as a culture will the primary theme of this discussion. Other aspects that will...
Abstract form only given. This talk is an introductory survey of on-chip interconnect scaling trends in VLSI systems. Fundamental concepts related to on-chip interconnection with an emphasis on circuit design impact and process architecture are discussed. An overview of key evolving trends as reflected in the International Semiconductor Technology Roadmap for interconnect is presented. Some simple...
The following topics are dealt with: electronic system design; emerging technology; power aware system design; digital system design and validation; embedded system design; analog/mixed-signal system design; CAD for embedded system design; and software system and application design.
Boolean satisfiability based detailed routing is becoming very popular nowadays because of its capability to evaluate all the nets simultaneously. In this approach the geometric FPGA detailed routing problem can be transformed into a single Boolean function. Any satisfying assignment of input Boolean variables in the function denotes that routing is possible. Impossible routing is proved by the absence...
Fast design space exploration of complex nano-CMOS mixed-signal circuits is an important problem. In this paper, a design process flow that uses metamodels is introduced. In this flow the most important task is the sampling of the design space. In this paper, different sampling techniques for producing an accurate metamodel are investigated to minimize the number of samples required by using a nano-CMOS...
In this paper, we present the optimization schemes for the implementation of inner-products using distributed arithmetic (DA) and look-up-table (LUT)-based multipliers. The optimized designs of both these approaches need the same number of LUTs and the same number of adders to produce the same throughput rate. But, the DA-based design needs adders of less width, while the LUT-multiplier based design...
In the recent years, reversible logic has emerged as a promising technology having its applications in low power CMOS, quantum computing, nano technology and optical computing. Reversible logic circuits provide less power dissipation as well as distinct output assignment for each distinct input. The classical set of gates such as the NAND, AND, NOR, OR, XOR and XNOR are not reversible. This paper...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.