The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A low power fourth order switched-capacitor band-pass filter for a cardiac pacemaker is implemented with a standard 0.18-μm CMOS process. The band-pass filter is realized using the bi-quad architecture. A novel technique for power reduction is proposed. The sampling frequency of the designed filter is 5kHz and the pass-band is between 80Hz and 120Hz. The total power consumption is only...
In this paper a low-power low-noise amplifier for neural recording and biomedical applications is presented. The frequency band of the amplifier is tunable. It has a gain of 28.3 dB. The low and the high cut-off frequency can be adjusted from 24 mHz to 30.6 Hz and 4.5 kHz to 7.47 kHz, respectively. The circuit is designed in 0.18μm CMOS process, and it consumes only 77.8 nW at 1.8V supply voltage...
A biomedical electronics interface to detect heart signals is presented including a reconflgurable full differential fifth-order Bessel Gm-C filter and a 12 bit low-power fully differential successive approximation register analog-to-digital converter (SAR ADC). The total fully differential structure reduces the input signal noise and distortion effectively. A switch array is used in Gm-C filter to...
A novel fully integrated preamplifier stage for cardiac activity sensing is presented. The proposed design takes advantage of the High Voltage CMOS (HV) technology properties to comply with the safety requirements of implantable devices without the addition of external decoupling capacitors. The power consumption is minimum; while the input referred noise is kept well below the minimum signal to be...
This paper presents a low-power and self-biased neural amplifier for implantable EEG recording system ICs with a high-density interface. To achieve low-power consumption, small die-area, high gain, and high CMRR, a fully differential Chappell OTA is employed along with a capacitive feedback loop. The amplifier operating at ±1.2V has a gain of 65.6dB and consumes a power of 1.7μW. The bandwidth extends...
This paper describes a high-dynamic-range 2.4 Hz-to-10 kHz wide-range tunable 5th-order Butterworth lowpass filter for biomedical applications. A differential gm-C topology in conjunction with a subthreshold-biased wide-gm-range OTA realizes efficiently a wide frequency tuning capability. For capacitance savings with consequent silicon area reduction, a merged use of floating real capacitor and grounded...
A high command-mode rejection ratio (CMRR) and low input referred noise instrumentation amplifier (IA) is presented for ECG applications. A high pass filter (HPF) with a small-Gm OTA using a current division technique is employed to attain small transconductance, which needs only a small capacitor in the HPF such that the integration on silicon is highly feasible. The proposed design is carried out...
This paper describes a novel low-power, low-noise amplifier for neural recording applications. The bioamplifier achieves the best power-size tradeoff compared to the previous design. By means of a new active feedback configuration, the DC offset is rejected without the large capacitors. An active differentiator with an amplifier in the feedback path places a high-pass cutting frequency in the transfer...
This article presents a neural recording amplifier suitable for large-scale integration with multi-electrode arrays (MEAs) in very low-power microelectronic cortical implants. The proposed amplifier is the most energy-efficient structure reported to date, which achieves an effective noise efficiency factor (NEF) smaller than the theoretical limit that was claimed in literature for any existing amplifier...
A new ultra low-power CMOS Electromyograph (EMG) amplifier is presented in this paper. It is based on the application of a novel capacitive load reduction circuit technique to the capacitive-reset switched-capacitor circuit architecture. This is achieved by adding a capacitor in series with the capacitive load of the amplifier so as to reduce the total effective load capacitance being seen by the...
A wireless implantable blood pressure monitoring microsystem employs an MEMS capacitive pressure sensor, which converts pressure signal to a capacitance change with a sensitivity of approximately 0.7 fF/mmHg. Low-noise muWatt correlated-double-sampling capacitance-to-voltage interface converter followed by an 11-bit cyclic ADC further converts the capacitive signal to a digital output for data processing...
A novel CMOS feed-forward automatic-gain control (FFAGC) amplifier is presented. The proposed amplifier is intended to amplify various kinds of biomedical signals with a wide dynamic range characteristic. The feed-forward automatic-gain control (FFAGC) technique is adopted to provide appropriate gain settings. Furthermore, a class-AB output stage realizes large driving ability for an external ADC...
A novel architecture to realize a low-power, low-noise amplifier for cortical neural prostheses is presented. The design consists of a low-noise variable gain amplifier as the first stage, a low-Gm high-pass filter as the second stage, and a low-pass Gm-C amplifier as the last stage. Discrete-time autozeroing is utilized to reduce the offset and noise. The bandwidth and autozeroing frequency of the...
A Sigma-Delta (SigmaDelta) modulator with 10 bits of resolution and only 55 nW power consumption for electroencephalogram (EEG) applications is presented. The overall modulator operates from 1.2 V using Quasi-Floating-Gates (QFG) based circuits. The system has been implemented in a standard 0.5-mum CMOS process. Post-layout simulations have been performed showing 70 dB of SNR with an oversampling...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.