The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
As it optimizes the resource utilization of FPGA over time and space, Dynamic Partial Reconfiguration is an important feature of FPGA. The Internal Configuration Access Port (ICAP) controller is an important part of reconfiguration system with which to access the configuration registers of FPGA. By reducing the resources consumed by ICAP controller, more resources will be available for the reconfigurable...
Programmable hardware devices, specifically FPGAs, are increasingly being used in critical applications. State-of-the-art devices use SRAM memory for configuration purposes, which is very sensitive to faults. Previous studies have shown that, the vast majority of the generated errors have a high latency, and that some failures are due to the accumulation of errors. To overcome these threats, manufacturers,...
Cache parameters such as size and associativity are fixed at manufacturing time which are often not tuned for the specific characteristics of each application code. The net result is excessive energy consumption and lower performance. This paper explores the benefits of the use of a reconfigurable data cache in terms of capacity and associativity in a LEON-3 embedded system. We present real energy...
This paper describes a novel approach to teach microprocessor-based systems design to undergraduate students. An ARM softcore is run on a commercial FPGA board that is interfaced to a custom-built auxiliary board. Students are guided through the process of software development for the ARM-based core through three laboratory sessions. Through these sessions, they become familiarized with the Integrated...
Reconfigurable embedded devices built on SRAM-based Field Programmable Gate Arrays (FPGA) are being increasingly used in critical embedded applications. However, the susceptibility of such memory cells to Single Event Upsets (SEU) requires the use of fault tolerant designs, for which fault injection is still the most accepted verification technique. This paper describes FIRED, a fault injector targeted...
This paper describes embedded Linux system implementation on third generation Wireless Open Access Research Platform (WARP v3). The purpose of this implementation is to integrate operating system (OS) with radio communication system to accomplish flexible and stand-alone communication node for testing different wireless communication protocols. Achieved Linux Enriched WARP v3 (LE-WARP v3) design is...
Extreme learning machine (ELM) is an emerging approach that has attracted the attention of the research community because it outperforms conventional back-propagation feed-forward neural networks and support vector machines (SVM) in some aspects. ELM provides a robust learning algorithm, free of local minima, suitable for high speed computation, and less dependant on human intervention than the above...
Zero-Degree Detector (ZDD) is a new Detector of Beijing Electron Spectrometer III (BESIII) for both double gamma event detection and luminosity monitoring to substitute the old luminosity monitor. A new luminosity readout is described in this paper which is designed in double width AMC/MTCA form factor with a large Xilinx Virtex5 FPGA in addition to normal electronic signal formation. A FPGA embedded...
FPGAs (Field Programmable Gate Arrays) and the description of custom HW (Hardware) are tools used for the enhancement of embedded applications, by abstracting exigent iterative tasks out of a processor and towards dedicated HW modules. This project contemplates the development of custom HWD (Hardware Description) in Verilog HDL (Hardware Description Language) for the acceleration of a signal wave...
Simplification of the hardware part of digital design adds complicity to the software tools. In addition, the details of physical hardware wiring, timing, and models' specifications are being illuminated in so many new versions of CAD software. This adds challenges for new designers especially for those in educational institutes. The issue of complex design tools has never been addressed in literature...
Small embedded systems, such as using a 16-bit CPU, are required to connect to the Internet. In addition, the systems are required to support encrypted communication. We develop a ubiquitous platform which supports Internet Protocol version 6 (IPv6) and IP Security (IPSec). This paper describes realization of Advanced Encryption Standard (AES) processing controlled by an original compact CPU core...
The distributed computing, mobile computing, and colaborative systems paradigms have induced an increasing interconnection of computing systems using communication networks. Allowing access to multiple mobile devices to a communication network has created the need to design autonomous applications, with a low energy consumption, able to monitor and to create statistics about the bandwidth consumption,...
We present a Floating Point Vector Coprocessor that works with the Xilinx embedded processors. The FPVC is completely autonomous from the embedded processor, exploiting parallelism and exhibiting greater speedup than alternative vector processors. The FPVC supports scalar computation so that loops can be executed independently of the main embedded processor. Floating point addition, multiplication,...
This paper presents the development of a reconfigurable embedded system for a residential gateway, based on OSGi (Open Services Gateway Initiative) and implemented using the FemtoJava technology. The proposed systems implements a service oriented architecture and provides support for service discovery and for communication between objects running on heterogeneous platforms. The paper also describes...
In this work we describe the first real world case study for the self-healing eDNA (electronic DNA) architecture by implementing the control and data processing of a Fourier Transform Spectrometer (FTS) on an eDNA prototype. For this purpose the eDNA prototype has been ported from a Xilinx Virtex 5 FPGA to an embedded system consisting of a PowerPC and a Xilinx Virtex 5 FPGA. The FTS instrument features...
Nowadays, computers are indispensable tools for most of everyday activities ranging from consumer electronics to industrial process automation. Complexity of new applications leads computer engineers to use embedded systems in order to develop high performance technological solutions that can achieve high speed processing while exploiting hardware resources efficiently. In order to develop embedded...
In present complex Embedded World, a large number of devices are based on embedded ×86 systems. The presence of ×86 architecture not only increases the complexity of the system but also makes the system a bit vulnerable. To overcome this weakness of embedded systems an intermediate hardware based solution is considered to be the best approach. The initiation of this work has been adapted from the...
The paper presents a novel concept of processor aimed at symmetric-key cryptographic applications. Its architecture is optimized for implementation of common cryptography tasks. The processor has 128-bit separated data and key registers, dedicated instruction set optimized for key generation and management, embedded cipher, and embedded random number generator. From an architectural point of view,...
In this paper we present an application example for a run-time reconfigurable embedded system. The system design is based on the perceptions of previous works from several groups. We comment on the theoretical background of dynamic reconfiguration with respect to the embedded market and its special needs. Moreover a resource-efficient FPGA system and a first design is presented to serve as a basis...
This paper proposes an embedded surveillance system for real-time anomaly intrusion detection based on temporal difference algorithm and theft items detection based on accumulated background subtraction algorithm. This design of modified vision algorithm fully utilize the advanced parallelism of Field Programmable Gate Arrays (FPGA) and this hardware implementation realizes time-consumed difference...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.