The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
SRAM-based FPGA has become a core device in space application. However, based on CMOS technology, SRAM-based FPGA is sensitive for SEU effect. JTAG circuit is a significant module of SRAM-based FPGA, executing boundary-scan test and global configuration function. SEU effect can result in function disturbance of JTAG circuit. To adopt reasonable harden strategies for JTAG circuit, the paper puts forward...
This paper describes a methodology to build a combined conducted and radiated emission model for integrated circuits. The development of emission models of a FPGA extracted from two different approaches is presented and discussed. The first approach allows to build a predictable model from FPGA implementation and some passive measurement on FPGA device. The second approach allows to build a model...
This paper details the models of a boost converter for Hardware-In-The-Loop simulation. The emulated power converter and load are implemented in a Xilinx Virtex 5 device of a dSPACE board using the Xilinx System Generator from Matlab/Simulink. The implementable models are detailed and compared.
A fuzzy logic controller for DC-DC Buck and Boost converters is designed and presented in this paper. The mathematical model of buck and boost converter and fuzzy logic controller are first derived then converted to a hardware model using VHSIC Hardware Description Language. The hardware model was subsequently synthesized and implemented in a Field programmable Gate Array (FPGA) chip. In order to...
Real-time simulation of Power Electronic Converters (PECs) allows a first realistic validation of their digital controllers and avoids experimental constrains (cost, damage risks, reliability …). However, to increase the realism of validation, the real-time model has to reach a high level of accuracy. This objective is balanced by, among others, the computational time ensured by the used digital technology...
For functional verification, logic emulators offer speed of execution while software simulators provide full observability and advanced debugging techniques. Hybrid functional verification systems, which run long test sequences in an emulator and upon error detection, transparently switch-over to simulation based debugging are extensively used. These systems suffer from scalability problem since simulators...
In recent years the simulation tools have been optimized for precise modelling and simulation for their special purpose. Therefore the simulation tools have been developed to model and simulate a certain problem. In the past, the hardware was used to be modeled in a SPICE simulator, the software in a signal and differential equation based simulator. Nowadays the investigated systems are decreasingly...
The paper deals with three-phase AC/AC frequency converter. Implementation of the current source matrix converter (CSMC) with space vector modulation (SVM) is presented. The specialized DSP and FPGA cards are used in the control circuit realization. Experimental test results of ca 1 kVA laboratory model are presented to confirm of the discussed CSMC properties.
This paper mentions about applications of a real time simulator (RTS) for railways traction and auxiliary power unit (APU) control. The RTS allow us to examine the control algorithm before on-site examination. This improves the efficiency of control algorithm development. Mathematical models of traction control system and APU are programmed in a field programmable gate array (FPGA) in order to realize...
A uniform routing architecture is presented, which offers CLB, IOB and IP Cores an identical routing resource. At the same time, some method is adopted to optimize routing performance. With all unidirectional segmented lines and long lines with inserted tap buffers, this architecture is up to 9.8% faster compared with long lines without inserted buffers and on average 14.9% over bidirectional lines...
Early detection of side channel leakage in the design of a digital crypto circuit is as important as getting the design functionally correct. Currently, side channel leakage is confirmed by measuring actual prototypes, or by detailed SPICE level simulations of the hardware model. However, this feedback does not help the designer: it comes either too late (after the implementation), or else it has...
In this paper, LPF based schedulers for VOQ crossbar switch implementation through FPGA circuits are analysed. Switch performance (average cell latency, queue lengths and loss probability) are evaluated under different traffic conditions. Results of behavioral simulations on implemented circuits are compared with simulations on modeled circuits that are not limited as implemented ones. Particularly...
In the field of application specific ICs the FPGA became more and more important. When such a system is under construction the designer has very few information about the final dissipation of the circuit. The solution should be a power model which can give prediction about the final dissipation of the particular functionality of the FPGA device. In this paper methods are described for power modeling...
This paper presents a hardware-in-the-loop simulation system for simulating BLDC motors. The test bench combines two key technologies; first an electric motor simulation on the electric interface level, which is not only based on control signals but also emulates real currents and voltages; secondly an FPGA-based (field-programmable gate array) electric motor model. The overall simulation concept...
Digital controllers implemented in an FPGA for switching power converters are becoming an important alternative to the traditional analog solutions. Assuming that the digital controller is described using a hardware description language (VHDL), the ADVance MS mixed-signal simulation tool is used to simulate in closed loop the digital controller in order to analyze the finite word-length effects. The...
This paper presents the research carried out in the area of holistic modeling of renewable energy systems. The goal was to examine the possibility of using field programmable gate arrays (FPGA) for the rapid prototyping of a PI+PWM digital electronic controller used in a power system consisting of a 2.5kW fuel cell stack (FCS) and a buck converter. Initially, the system was simulated using Matlab...
The design of synchronous multiphase DC-DC converters allows improvements of the characteristics of high power systems. The automotive industry forecast that future power demands inside a car will oscillate between 2.5 kW and 3.5kW, keeping a dual system of 42/14V batteries. In this paper, an optimal fuzzy controller has been developed to control a synchronous multiphase converter of 1.6kW for dual...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.