The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Register file (RF) memory is important in low power SOCs due to its inherent low voltage stability. Moreover, designs increasingly use compiled instead of custom memory blocks, which frequently employ static, rather than pre-charged dynamic register files. In this paper, we compare static and dynamic RF power dissipation and timing characteristics. The relative timing and power advantages of the designs...
Leakage power becomes big percentage of total active power especially for small geometry CMOS technology. It is estimated that 20-50% of total average power during normal operation lost to leakage power. Leakage power is even more important for mobile devices where ideal time is long and battery life is important. This paper presents a low leakage SRAM cell and array architecture targeting high performance,...
A13-port 64-word 41 b fully associative content-addressable register file that is part of a dual-issue superscalar ARMv7-architecture CPU is described. The register file is part of the register-renaming function within the CPU, allowing for the resolution of data hazards common to out-of-order superscalar CPUs. The register file occupies 0.062 mm2 in a 1.1 V 45 nm CMOS technology and operates at 1...
A low-power 11-transistor content addressable memory (CAM) cell is presented for high performance applications. The CAM cell design is based on the conventional 8-transistor one-read and one-write register file (RF) cell, where a read operation does not affect the cell stability. In addition, it supports single cycle throughput for write/read and write/CAM operations. Also, read/write operations are...
Recent demonstration of low-voltage high-transconductance field emitter array operation holds promise for the successful development of reliable cold cathode vacuum electronics device technologies. This paper reports on the experimental studies of implementation of such field emitter arrays as the electron source for a moderate power traveling wave tube (TWT) operating in the C-band frequency regime...
L-3 Communications continues development and testing of a moderate power helix TWT incorporating a new low-voltage high-transconductance field emitter array cold cathode developed by SRI International. The TWT employs a custom electron gun required to control the high beam space charge density created in the acceleration region between the HV cathode surface and the grounded input TWT helix. A custom...
Technology insertion into existing terminals offers improved performance which can be easily introduced and maintained in the military inventory. The process of technology insertion when properly done prevents premature obsolescence and offers the logistics benefits of reliability, maintainability, and supportability. The development of the AN/UGC-74B(V)3 Communications Terminal with a dot matrix...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.