The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A low-power continuous-time low-pass analog filter suitable for IEEE 802.11 a/b/g/n wireless LANs with direct-conversion scheme is designed. The filter topology is based on Gm-C biquads. For the filter to become low-power, inverter-based transconductors with suitable common-mode feedback and feed forward circuitries are used. The output resistance of each OTA is increased by a negative parallel resistance...
A fully CMOS gm block for low voltage, low power, and wide tuning range is presented in this paper. The relative tuning range of 25 is achieved in this transconductor while only consumes 318 µW with 1.2 V supply voltage in TSMC 0.18 µm CMOS process. The wide tuning range transconductor would be appropriate for multi-mode direct conversion receivers. This wide tuning range transconductor is used in...
In this paper, we propose a Membership function Generator (MFG) circuit in the form of Gaussian and trapezoidal for Neuro-fuzzy applications which is programmed by four voltage signals. Two signals define the knees where output signals begin falling or rising, while other ones change the rising or falling slopes of Gaussian and trapezoidal functions, independently. So there is no need to change the...
This paper presents a new fully differential current controlled conveyor (FDCCCII) based on differential pair topology, which employs floating gate MOS transistors (FG-MOS). It uses floating gate MOSFETs at the input stage and has rail to rail structure. It operates with low supply voltage (±0.8v), low power consumption (lower than 600µw), and with wide range parasitic resistance (Rx). Simulation...
A comprehensive model is proposed for calculating I–V characteristic in single layer single carrier organic light emitting diodes (OLEDs). Unlike previous works, the model doesn't have any pre-assumption regarding the conduction regimes of Injection Limited Current (ILC) and Space Charge Limited Current (SCLC). For the first time, a quantitative index for the conduction regime is introduced which...
In this paper we present a low power interface circuit with the new approach of current mode successive approximation (SAR) ADC for biomedical implantable devices application. The circuit includes band pass filter, Gm and current mode SAR ADC. The SAR ADC is a low power circuit that is composed of current mode S/H, current mode comparator, current mode DAC and conventional logic. In this circuit the...
This paper provides a new method to reduce phase errors in multiphase LC oscillators. The coupling stages' tail currents are used as the key parameters to reduce phase errors. For this purpose a mathematical approach is used to find a relationship between every stage's phase error and the coupling factor that can reduce it. Mismatches between LC tanks of each stage are considered as the main source...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.