The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper we present the results of the implementation of a nanoscale double-gate (DG) MOSFET compact model, which includes hydrodynamic transport model, in Verilog-A in order to carry out circuit simulation. The model in Verilog-A is used with the SMASH circuit simulator for the analysis of the DC and transient behavior electrical CMOS circuits. A template device representative for a downscaled...
The research related to micro- and nanoelectronics can be grouped in three main directions, i.e., More Moore, Beyond CMOS and More than Moore. For each of them some general trends and challenges are addressed. The convergence of the top-down technology, with bottom-up methods derived from fundamental disciplines such as materials physics, chemistry and biotechnology is opening a totally new world...
This paper presents the design methods that allow to drastically limit an area of a recording channel in multichannel integrated circuits dedicated to neurobiology experiments. The techniques that are presented in this paper allow to apply them in a 3D pixel multichannel integrated systems where area limitations are very strict. Furthermore, these allow one to minimize main problems e\ xisting in...
The paper presents a new CMOS implementation of the initialization mechanism for Kohonen self-organizing neural networks. A proper selection of initial values of the weights of the neurons exhibits a significant impact on the quality of the learning process. A straightforward realization of the initialization block in software is simple, but in hardware it requires providing the programming signal...
A fully-depleted SOI CMOS technology, being implemented in ITE, Warsaw, has been briefly described. Extensive wafer-scale electrical measurements have been done towards investigation of the technology stability. The measurements have been followed by I–V characteristics processing based on compact models of MOS transistors. The calculated electrophysical MOSFET parameters have been mapped and their...
The paper presents a study of offset reduction techniques dedicated for analog building blocks based on CMOS inverters. Circuit implementations, symbolic analysis as well as SPICE simulation results including global and local variations of model parameters are presented.
This paper describes widely used capacitor structures for charge-redistribution (CR) successive approximation register (SAR) based analog-to-digital converters (ADCs) and analyzes their linearity limitations due to kT/C noise, mismatch and parasitics. Results of mathematical considerations and statistical simulations are presented which show that most widespread dimensioning rules are overcritical...
This paper presents a high speed, high resolution column-parallel ADC with global digital error correction. Proposed A/D converter is suitable for using in high-frame-rate CMOS image sensors. This new method has more valuable than conventional ramp ADC from viewpoint of speed and resolution. A prototype 11-bit ADC is implemented in 0.25µm CMOS technology. Moreover, an overall SNR of 63.8dB can be...
This paper presents a design of a high speed operational amplifier using 40nm digital CMOS technology. The proposed two-stage dual-path fully differential topology is based on the Improved Recycling Folded Cascode (IRFC) topology. The IRFC first stage provides a moderate DC gain, and the high efficient dual-path push-pull output stage provides ultra-high unity-gain frequency bandwidth (UGBW) with...
This paper discusses the pertinent issues in designing and developing a DC-DC converter for a low cost, micro power indoor light harvesting system using CMOS technology. The different issues associated to this problem are studied and the relevant literature is analysed. The paper surveys and analyses the design options available for the PV cells, step-up voltage converter circuit architecture, maximum...
The oxygen level in blood, usually referred as SPO2 (Saturation of hemoglobin with oxygen as measured by pulseoximetry) is an essential medical information. Measuring the oxygen level of the human blood using non-intrusive techniques is a vital achievement in modern medicine. This can be performed by processing the infrared and red light transmitted by the patient's finger and received by a photoreceptor...
This paper presents a 4-phase charge pump circuit architecture, which is based on the high voltage CMOS technology with isolated transistor modules from Austriamicrosystems, and can be applied in the applications up to 120V. Due to the introduction of 4-phase clock scheme with dead time techniques, the drawbacks of reverse current at the Pelliconi charge pump are significantly reduced. Correspondingly,...
The paper describes design and structure of the Temperature-Controlled Oscillator for high frequency processors which work is based on information of present chip temperature. The task of the circuit is to stabilise required value of temperature of the silicon die and ensure safe work of the processor. The circuit consists of: temperature sensor, ring oscillator and some additional blocks to control...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.