The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A 60GHz CMOS multichannel wireless repeater, which converts digital data and millimeter-wave pulses without applying signal processing, is proposed for high-speed communication. A chip containing three repeaters operating at 60.48GHz, 62.64GHz and 64.8GHz frequency bands is fabricated using a 90nm CMOS process. Each channel has a 1Gbps data rate with power consumptions of 51mW and 116mW in the transmitter...
A 100Mb/s, 1.71mW DC-960MHz band impulse radio ultra-wideband (IR-UWB) receiver is developed in 1.2V 65nm CMOS. A novel auto- and cross-correlation based synchronization scheme is proposed to achieve 62.5ps step data synchronization with a 2-GHz 8-phase PLL clock generator. The developed UWB receiver with the proposed power- and area-efficient PLL achieves the low energy consumption of 17.1pJ/bit.
The following topics are dealt with: medical and vision processors; ultrawide band circuits; SRAM variability; clocking building blocks; analog circuits; advanced transceiver techniques; high speed on-die network processor clocking; RF and new wireless transceivers; advanced SRAM circuits; advanced clock generation; digital circuit resilience;low power memory and interface techniques; PLL and CDR;...
This paper presents the design of a DFE for a 2x blind ADC-based RX. The DFE is implemented in 65-nm CMOS along with a 2x blind CDR and ADC. Our measured results confirm 5Gb/s data recovery with BER less than 10-12 with a channel introducing 13.3dB of attenuation at the Nyquist frequency of 2.5GHz. Without the DFE, the BER exceeds 10-8.
A low-IF quadrature GPS receiver consisting of a VCO, mixer and variable gain LNA is implemented in 130 nm CMOS. Consuming 352 μW from a 250 mV supply, it has the lowest supply voltage for an integrated receiver reported to date. The measured noise figure is 7.2 dB with a gain of 42 dB at a 10 MHz IF frequency. At a 1 MHz offset, the VCO phase noise is -112.4 dBc/Hz, resulting in an FoM of 187.4 dBc/Hz.
This paper describes a new switching topology of a sampling mixer for SAW-less GPS (L1 band) receivers. The GPS receiver with the new mixer achieved NF 2.5dB and good blocking performance. In an alternative implementation, the mixer is stacked under a Quadrature VCO to reuse supply current. As a result, the current consumption of the GPS receiver is 11mA from 1.8V supply while maintaining blocking...
We present an integrated 900MHz receiver with 56.4dB conversion gain, 5dB NF, and -9.8dBm IIP3 using on-chip in-band feed-forward interference cancellation. The interference cancellation at baseband gives more than 13dB IIP3 improvement and makes operation from an ultra-low 0.6V supply possible. The direct-conversion receiver including baseband filters and polyphase LO filters and buffers consumes...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.