The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Absolute value comparators are becoming essential building blocks for new biomedical signal processing systems. Direct conversion of conventional comparators, which work on actual signal values, into absolute value comparators involve full wave rectifiers and this is suboptimal for a number of reasons. This paper presents a novel absolute value comparator circuit implemented without the use of full-wave...
A novel linear phase programmable delay is being proposed and implemented in a 0.35 CMOS process. The delay line consists of cascaded cells, each of which delays the input signal by , where is the total line delay. The delay generated by each cell is programmable by changing a clock frequency and is also fully independent of the frequency of the input signal. The total...
A new low voltage FGMOS OTA is proposed that can achieve high transconductance efficiency and offers flexibility in tuning that is suitable for gm-C ladder filters. OTAs with higher transconductance efficiency contribute to higher filter dynamic range for a given power consumption. Schematic simulations show efficiencies of up to 50 for a minimum DR of 63dB were achieved in an AMS 0.35µm CMOS process...
A new triode OTA suited for low voltage high frequency applications is proposed. Based on the core Enz' OTA, self-cascodes are utilized to increase its operating frequency. Designed in an AMS 0.35µm CMOS process, simulation results show that the circuit attained a bandwidth of 78MHz. It also provides an SFDR of 73 dB for a 1MHz, 1.1VPP differential input. A wide gm tuning range of 9 is also achieved...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.