The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In order to increase user experience in using near field communication smartcard, analog front-end (AFE) module is required to provide a sufficient and a well-regulated voltage regardless the distance between the card and the reader. A highly stable AFE design for energy harvesting purpose is introduced in this paper. The design consists of antenna, rectifier, voltage limiter, bandgap reference, and...
A visible light communication (VLC) system design for wearable patient monitoring device is proposed in this paper. This system consists of two devices, patient and coordinator devices. It is two-ways communication scheme. The downlink communication uses VLC, while the uplink uses infrared. It can help the doctor to monitor the patient's condition. Moreover, VLC technology is considered to be safer...
Wireless communication has become an essential part of todays technology. It is widely used in human life and in various applications. One of them is radio frequency (RF) based applications. In the RF application, frequency bandwidth is an important resource. It is limited by range and should be used wisely. Thus, a regulation for governing the allocation of RF bandwidth needs to be supported by RF...
In this paper, we present a VLSI design of human detection using Sum of Absolute Difference (SAD) based parallel morphological template matching method. Its research targets are to achieve small area consumption yet with fast computation. The architecture is designed to process original and its template images with resolution of 640×480 and 40×100 pixels respectively. Here, we propose two techniques,...
In this paper, we propose an architecture design of Sum of Absolute Difference (SAD) based template matching for fast queue counter. The main idea of this architecture design are line delay and SAD processor array. Size of the line delay is 640×100, since the length of the source image is 640 pixels, the width of the template image is 100 pixels and specification of the template and source images...
Time-to-Digital Converter (TDC) has been widely used in several applications such as time-of-flight measurement, high-energy physics experiment and bio-medical imaging. There are two generations of TDC implementation. In this paper we propose a SAR ADC design which has been adapted as a building block of the first generation of TDC. Design and simulation performed with 180nm CMOS technology, Our design...
In this paper, we present the design and implementation of high-resolution and low-power Operational Transconductance Amplifier (OTA) which can be utilized in Delta-Sigma ADC for GSM communication system. The designed OTA is called Dynamic Comparator-Based Operational Transconductance Amplifier (DCBOTA). The DCBOTA is implemented in layout and is tested with SPICE-based computer simulation. The test...
Analog to Digital Converter (ADC) is a component which transforms analog signals into digital signals. This paper focused on designing oversampling ADC with Delta-Sigma modulator which will be used in GSM and WLAN baseband communication system. The proposed Delta-Sigma ADC is divided into three main parts, which are pre-processing, modulator, and post-processing modules. Pre-processing module has...
This paper proposes a System-on-chip (SoC) Architecture Design for real-time Digital TV receiver. The SoC includes RF interface, a Host Processor, a Physical Layer and Ethernet interface. The Physical Layer itself consists of Baseband Processing modules based on DVB-T standard which includes 2048-point FFT/IFFT, Channel Decoder, Synchronizer, Equalizer, Demodulator, etc. The SoC utilizes a 32-bit...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.