The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Implementing self-adaptive embedded systems, such as UV, involves an offline provisioning of the several implementations of the embedded functionalities with different characteristics in resource usage and performance in order for the system to dynamically adapt itself under uncertainties. FPGA-based architectures offer for support for high flexibility with dynamic reconfiguration features. We propose...
Modern small-size UAVs depend on highly complex architectures with many sensors and computer-controlled actuators. The size, weight and budget constraints leave little or no room for redundant systems. So all components must be reliable and any fault must be detected as early as possible. In this paper, we propose an adaptive, real-time, on-board system to continuously monitor sensors, software, and...
Critical systems, like Unmanned Aerial Systems (UAS) operate in uncertain environments and have to face unexpected obstacles, weather changes and sensor, hardware or software failures. Therefore, a health management system is needed to detect and locate the failure in real time. In this paper, we propose a Field Programmable Gate Array (FPGA) implementation based on a Bayesian network (BN) representation,...
Embedded electronic multimedia systems to a wide emerged in recent years. These systems are more complex and diversified. The SoC (System on Chip) must respect many important constraints. It must operate in extreme conditions (network problems, limited energy consumption…). In this paper, we present an adaptation technique based on the dynamic reconfiguration features of Xilinx FPGA. The purpose of...
A scalable communication paradigm for manycore architectures, called SNet (Scalable NETwork), is presented. It offers a wide range of flexibility by exploring the routing paths in a dynamic way, taking into consideration the network load. It is then followed by the data transmission phase through the chosen path.
This letter presents an original approach of bandwidth-oriented self-adaptivity in the domain of network-on-chip, where reconfiguration is handled by network interfaces offering traffic with guarantee of service. Reconfiguration is first based on multiple first-in–first-outs (FIFOs) with variables bounds and implemented in a single dual-port memory with a dedicated controller. Secondly, it relies...
The emergency of multimedia applications particularly in mobile embedded systems puts new challenges for the design of such systems. The major difficulty is the embedded system's reduced energy and computational resources that must be carefully used to execute complex application often in unpredictable environments. So the system architecture must be energy efficient and flexible enough to adapt resources...
Over the last decade many academic and industrial system synthesis and codesign tools have been proposed to designers. However most of these tools are based on IP Libraries but either these libraries are incomplete or are simply not adapted to the targets and constraints. It means that something important is missing when it comes to real implementations. We address this question in this paper and...
The number of processors integrated in embedded platforms is expected to grow and reach thousands of cores in the near future. Manycore architectures gained a large interest over the years but the problem remains in scaling the control fabric and the interconnection network. We present in this paper CEDAR, a Configurable Embedded Distributed ARchitecture, and its adaptive routing strategy based on...
This paper introduces an approach for the safe design and modeling of dynamically reconfigurable FPGA based Systems-on-Chip. This approach is carried out in a design framework, GASPARD2, dedicated to high-performance embedded systems modeling using the OMG standard profile UML/MARTE. Information employed by the reconfiguration mechanism is identified to be extracted from MARTE models in order to synthesize...
Network Multimedia data often need to be encrypted to protect private content and access control. Considering performance constraints and embedded system issues, many hardware solutions are proposed to provide high security level and fast encryption process. However these hardware solutions are often unchangeable at run-time and cannot adapt to data-dependent encryption schemes. Reconfigurable architectures...
This paper presents an in-depth analysis of the behavior of a SCA component-based waveform application in terms of ??inter-component?? communication latency. The main limitation with SCA, in the context of embedded systems, is the additional cost introduced by the use of CORBA. Previous studies have already defined the major metrics of interest regarding this issue, these are CPU cost, memory requirements...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.