The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The pursuit of higher performance has driven the bus based architecture toward network-on-chip (NoC). Meanwhile the three dimensional (3D) IC technology was suggested as a promising approach to reduce the wire length since the chip size became larger and larger. Because of the trend of hundreds or even thousands of processor cores integrated on one chip, it trigged a quest for the amalgamation of...
In order to eliminate the inefficiency of the conventional bus based architecture, network-on-chip (NoC) has been suggested as a novel approach for several years. Considering the trend that hundreds or even thousands of IP blocks will be integrated on a chip, the concept of multi-cluster NoC is proposed. It usually adopts the hybrid architecture mixed with bus based local system and mesh based global...
Multiprocessor System-on-Chip is a promising solution for the high performance Embedded System. This paper is based on an independent research about Hierarchical NoC (Network-on-chip). By integrating 16 ARM cores in the FPGA board, we can bring out the four-channel fade-in and fade-out for real-time streaming media. We present two parallel models for our multiprocessor. One is fine-grained parallelization,...
Network on chip (NoC) has been proposed as new on-chip communication paradigm for the multi-core processing era. But the memory wall problem is a design bottleneck, especially in real-time applications. This paper proposes a high throughput memory data-path design that can guarantee real-time I/O throughput for an in-house developed multi-core system. The main contribution is as follows: Firstly,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.