The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The authors presents a 100GbE gearbox LSI combining a 10:4 MUX and a 4:10 DEMUX. This gearbox LSI implemented in 65nm CMOS decreases power dissipation by 75% compared to that of a conventional LSI.
This paper presents a 12.3 mW 12.5 Gb/s complete transceiver in a 65 nm standard digital CMOS process. The chip includes a CDR, MUX/DEMUX, and global clock distribution network. A number of low-power design techniques are described that allow a power efficiency of 0.98 mW/(Gb/s).
A 10 Gb/s receiver, which is equipped with a track-and-hold-type linear phase detectors (LPD) as well as charge redistribution DeltaSigma modulator for incorporation in a digital clock and data recovery (CDR), is described. The 10 Gb/s receiver exhibited low quantization errors and high loop bandwidth that are due to the use of LPD while it maintains the advantages of a digital CDR circuit such as...
A 10 Gb/s receiver with a digital CDR uses a track-and-hold-type linear phase detector (LPD) and charge-redistribution first-order ΔΣ modulator. It has low quantization error and high loop bandwidth due to the use of the LPD and maintains the advantages of a digital CDR such as low power consumption, small area, fast locking time, and low-jitter recovery clock because no internal VCO is needed. The...
IT systems such as servers and routers need high-speed lower- power area-efficient chip-to-chip interconnections through backplane boards. These interconnections must overcome signal degradation due to the large insertion loss of low-cost boards. In this work, a 90nm CMOS 8Gb/s transceiver is developed. A TX 5- tap FFE, an RX analog equalizer, and a 2-tap DFE combined with a 2-threshold eye-tracking...
A wireless sensing chip for biological assay is fully operational in a sample solution. The IC monolithically integrates a biological sensor, an RF communication circuit, and a coupling coil on a 2.5/spl times/2.5 mm/sup 2/ chip in 0.35 /spl mu/m CMOS technology. Detection of single nucleotide polymorphism (SNP) in DNA is successfully carried out by the chip.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.