The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In order to expand the application domain of field programmable gate arrays (FPGA), a highly-integrated wireless configuration scheme is presented by transfering the configuration data with RF method. To fulfill the configuration system, three key hardware portions are necessary, including the configuration controller in FPGA, the RF data channel and the configuration host. In this paper, the central...
This paper presents a programmable wireless platform for biomedical signal acquisition application. The platform includes 8-channel programmable low-noise frontend circuits, a 12-bit SAR ADC, a digital control and processing unit (DCPU), and a RF transceiver. The number of the readout channels in the platform can be programmable according to the requirements of the applications. And the platform can...
In this paper, a novel air-gap-based coaxial Through Silicon Via (TSV) was proposed for on-chip RF interconnect, to fill up the increasing bandwidth gap between the demand and supply according for the 2007 International Technology Roadmap for Semiconductors. Based on earlier work, the expressions of characteristic impedance, attenuation and bandwidth have been proposed. Consequently, we assume an...
In this paper, radio frequency (RF) through-silicon via (TSV) designs and models are proposed to achieve high-frequency vertical connectivity for three dimensional (3D) multi-core and heterogeneous ICs. Specifically, coaxial dielectric and novel air-gap-based TSVs are designed and simulated to reduce signal degradation during RF operations. The simulation results demonstrate that these RF TSVs can...
A high-speed low-power programmable pulse-swallow divider is designed and fabricated in SMIC 0.18-??m CMOS process. Two critical paths that limit the operating frequency are analyzed. The proposed prescaler based on a shift-register-ring is insensitive to the Modulus Control (MC) during its first few input cycles, and thus wrong divide ratio caused by the MC??s delay can be avoided. The proposed pulse...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.