The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
With the rapidly growing demands for large capacity main memory in server systems and embedded systems, current DRAM-only approach is hitting the limit due to DRAM's capacity scaling issue and significant background power. With the emergence of new non-volatile memories, or storage-class memories (SCMs)[1], we can now explore low power, high capacity memory subsystem by redesigning virtual memory...
Aggressive use of low power modes in embedded systems using emerging non-volatile or low power compute state retainable devices can greatly reduce its power consumption of idle-state[1]. However, in general, non-volatile devices require comparatively large power to switch between the stable states. Therefore, to realize extremely low power mobile platforms with powerful multimedia application processor...
Since idle-state is the dominant state for embedded systems, disabling unused devices in idle-states can lead to significant power reduction. Among the various sleep modes provided by application processors, Deep Sleep mode offers maximum power savings. Since Deep Sleep mode requires to stop I/O devices and clocks, it is usually used in suspend-state. However, with the emergence of non-volatile or...
An autotuning framework based on an algorithm description language dedicated to array processing is introduced. The array processing language allows algorithm developers, may not be equipped with non-trivial knowledge of the increasingly complex architecture of today's processors, to easily perform extensive platform-specific tuning to fully extract performance. A given array processing program is...
This article consists of a collection of slides from the author's conference presentation. Some of the specific areas/topics discussed include: Cell Processor; SPE Scheduling; Programming Model; Real-time Resource Scheduler; Memory Bandwidth Reservation; SPE Programming ((H.264 encoder as an example)); SPE Programming Steps; Parallel Execution Model for Sub Modules; Evaluation of the H.264 Encoder;...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.