The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper proposes a hybrid gate-level leakage model for the use with the Monte Carlo (MC) analysis approach, which combines a lookup table (LUT) model with a first-order exponential-polynomial model (first-order model, herein). For the process parameters having strong nonlinear relationships with the logarithm of leakage current, the proposed model uses the LUT approach for the sake of modeling...
Moving to deeper in the ultra-deep sub-micron (UDSM) era continuously increases process variation. Although reliable timing analysis is necessary to ensure quality design, the increase of process variation tends to degrade the validity of the worst-case corner (WC) timing analysis. In this paper, we investigate the validity of WC timing analysis, as compared to statistical static timing analysis,...
In this paper, we analyzes the error due to the effects of local random variation on delay and leakage in the gate level statistical modeling. In experiments with various gates, without considering the local random variation showed over 20% of maximum error on the gate delay standard deviation, when compared with the results considering the local random variation. Moreover, in the aspect of leakage,...
Incremental analysis is indispensible for efficient circuit optimization, as it analyzes the effect by the modified circuit part only instead of analyzing a whole circuit again from beginning. This paper presents a new incremental statistical static timing analysis (SSTA) method, called timing yield-based incremental analysis (TYIA). TYIA uses the probability that the gate timing slack is non-negative...
Satisfying timing constraint is the most important issue in today's VLSI design. The recent increase of process variation, however, made it too difficult to predict the circuit timing accurately using traditional deterministic methods. Many statistical static timing analysis (SSTA) approaches have been proposed to deal with the impact of large process variation effectively. However, most of them focused...
This paper compares characteristics and performances of characterization methods for statistical timing analysis and statistical leakage estimation. Two popular characterization methods, regular grid sampling and distribution based sampling are selected and their features, advantages and disadvantages are discussed. The experimental results performed with ISCAS benchmark circuits showed the accuracy...
This paper compares the characteristics and performances of incremental statistical static timing analysis (SSTA) methods. In contrast to incremental analysis in the deterministic static timing analysis (STA), timing error is indispensable for an efficient incremental SSTA, and the efficiency and accuracy have a trade-off relation. We compared and analyzed the differences between the incremental STA...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.