The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The use of positive feedback as a solution to maximum intrinsic gain degradation in scaled technologies is discussed. Criteria for increasing gain while keeping the system stable are derived in terms of a non-ideal amplifier model. The amplifier model, in an attempt to standardize positive feedback analysis on generic amplifiers, includes non idealities that traditional feedback theory does not, including...
Signal integrity has become a major problem in digital IC design. One cause is device scaling that results in a sharp reduction of supply voltage, creating stringent noise margin requirements to ensure functionality. This paper introduces both a novel on-chip decoupling capacitance methodology and active noise cancellation (ANC) structure. The decoupling methodology focuses on quantification and location...
The use of positive feedback as a solution to intrinsic gain degradation in scaled technologies is discussed. Criteria for increasing gain while keeping the system stable are derived in terms of traditional feedback theory as well as a modified amplifier model. The amplifier model, in an attempt to standardize positive feedback analysis on generic amplifiers, includes non idealities that traditional...
Aggressive device scaling has begun to pose significant problems to the analog design community. For the most part, digital circuitry benefits from the effects of scaling in terms of both faster speeds and decreased power consumption with the exception gate leakage becoming significant. A recent push towards system on a chip (SOC) designs in which both digital and analog components of a system co-exist...
This paper presents an analytical model for CMOS logic propagation delay which includes the effect of power supply noise. Using the nth power law model of MOSFETs, two scenarios are addressed: self-induced power supply noise and globally-induced power supply noise. The analytical model is verified in simulation for both cases. The self-induced noise model matches simulation to within 0.36%. The globally-induced...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.