The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
An 8 Tb/s 1 pJ/b 0.8 mm2/Tb/s inductive-coupling interface between 65 nm CMOS GPU and 0.1 ??m DRAM is developed. BER <10-16 operation is examined in 1024-bit parallel links. Compared to the latest wired 40 nm DRAM interface, the bandwidth is increased 32??, and the energy consumption and layout area are reduced by 8?? and 22??, respectively.
Inductive-coupling link between stacked chips in a package communicates by using coils made by on-chip interconnections. An XY-coil layout style allows logic interconnections to go through the coil, which significantly saves interconnection resources consumed by the coil. However, the logic interconnections generate capacitive-coupling noise on the coil and degrade signal in the inductive-coupling...
In this paper, a novel peak-to-average power ratio (PAPR) reduction method named cyclic-shifted scramble code (CSSC) method is proposed for multicarrier CDMA (MC-CDMA) systems downlink. The proposed method utilizes the characteristics of multicarrier systems, i.e., if inverse fast Fourier transform (IFFT) input sequence changes, the output waveform also changes. In CSSC method, a scramble code assigned...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.