The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
For the first time, the ion-vacancy-based bipolar RRAM has been demonstrated on HKMG stack of FEOL logic 14nm FinFET. A unit cell with two identical FinFETs, one serves as a control transistor and the other one is the storage with resistance switching. It is performed by the edge tunneling and with bipolar switching. More importantly, the sneak path issue in an AND-type array based on this FinFET...
Functional timing analysis (FTA) overcomes the limitation of static timing analysis (STA) to allow distinction of false and true paths. Modern FTA methods exploit timed characteristic functions (TCFs) to implicitly calculate the longest true delay of a circuit. However, they are inadequate for the verification of timing exceptions, which is crucial for timing signoff, due to their implicit enumeration...
The voltage dependence of the low-frequency noise of GaN/AlGaN HEMTs is usually modeled in terms of mobility fluctuations. Noise measurements in commercial devices before and after proton irradiation and/or voltage stress have been found instead to be more consistent with number fluctuations. Low-frequency noise measurements vs. temperature show defect-related peaks in energy at ∼ 0.2 eV, ∼ 0.5 eV,...
Threshold logic circuits gain increasing attention due to their feasible realization with emerging technologies and strong bind to neural network applications. In this paper, for logic synthesis we formulate the fundamental operation of collapsing threshold logic gates, not addressed by prior efforts. A necessary and sufficient condition of collapsibility is obtained for linear combination of two...
Equivalence checking and functional correction are important steps ensuring design correctness. Direct verification of large industrial designs is challenging and often requires a divide-and-conquer approach. The 2015 CAD Contest at ICCAD poses the challenge of large-scale equivalence checking and functional correction. This paper reports our work in the competition. An algorithm to identify cut-points...
Realizing complex systems within a biochemical environment is a common pursuit in synthetic biology, an emerging technology with promising potential in biomedicine and other applications. Such systems achieve certain computation through properly designed biochemical reactions. Despite fruitful progress being made, most existing reaction designs have fixed target functionality. Their lack of reconfigurability...
With increasing circuit complexities, design bugs are commonly found in late design stages, and thus engineering change orders (ECOs) have become an indispensable process in modern VLSI design. Most prior approaches to the timing ECO problem are concerned about combinational logic optimization. In contrast, this paper addresses the problem in the sequential domain to explore more optimization flexibility...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.