The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Today power dissipation is the most critical problem in Low Power circuits in VLSI design. Adiabatic technique is a technique to reduce power dissipation in digital circuits in which energy stored in a capacitor can be recycled rather than dissipated as heat. In this paper the Fat tree decoder incorporating PFAL i.e. Positive Feedback Adiabatic Logic technique has been simulated using SPICE simulation...
In this paper, we have proposed a new approach to improve the bandwidth of unity gain voltage follower. This approach is based on using a dynamic threshold MOS transistor (DTMOS). The bandwidth of the proposed voltage follower has been enhanced by a factor of nearly 2.5. Use of DTMOS transistor also improves the input signal range of the proposed voltage follower. The proposed and conventional circuits...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.