The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
It is understood that FPGAs suffer in terms of area, performance and power consumption relative to ASICs. With increasing demand for greater density and lower power consumption in memory devices, memristors have emerged as a cutting-edge alternative to transistor based circuitry. The basic issue of static power consumption in routing architecture is solved here as there is no static current flow in...
Mapping of Intellectual Property (IP) cores onto Network-on-Chip (NoC) architectures is a key step in NoC-based designs. Energy, bandwidth, and latency are the key parameters that need to be optimized in such designs. In this paper, we propose Centralized 3-D Mapping (C3Map) using a new octahedral traversal technique and Attractive-Repulsive Particle Swarm Optimization (ARPSO) based algorithms for...
Today in sub-nanometer regime, chip/system designers add accuracy as a new constraint to optimize Latency-Power-Area (LPA) metrics. In this paper, we present a new power and area-efficient Approximate Wallace Tree Multiplier (AWTM) for error-tolerant applications. We propose a bit-width aware approximate multiplication algorithm for optimal design of our multiplier. We employ a carry-in prediction...
With increasing demand for greater storage capacity and lower power consumption in memory devices, memristors have emerged as a cutting-edge alternative to transistor based circuitry. After performing a study of the various models for memristor behavior, the TEAM model was used in this paper because of its flexibility to design a hybrid CMOS-memristor based memory crossbar array. The design is substantiated...
In nanometer regime, optimization of System-on-Chip (SoC) designs w.r.t. speed, power and area is a major concern for VLSI designers today. Imprecise/approximate design obviates the constraints on accuracy, stemming a novel Speed-Power-Accuracy-Area (SPAA) metrics which can pilot to tremendous improvements in speed and/or power with a feeble accord in accuracy. This astonishingly expediency captivated...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.