The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Cysteine (Cys) is the most reactive amino acid participating in a wide range of biological functions. In‐silico predictions complement the experiments to meet the need of functional characterization. Multiple Cys function prediction algorithm is scarce, in contrast to specific function prediction algorithms. Here we present a deep neural network‐based multiple Cys function prediction, available on...
Modern day technology has extended its reach below 20 nm. All kinds of effects are to be seen in MOS devices due to different leakage mechanisms at deep sub-micron levels. These lead to errors in the system. Error tolerance (ET), an emerging concept in the field of VLSI design and test: by easing the restriction on accuracy, can be used to have improvements in speed and power depending on the amount...
Power consumption by clock distribution network has become an important design consideration as it consumes a major portion of IC power. In present day System on Chips (SoCs) early clock planning leads to better end results when it comes to power consumption. In this paper a methodology based on clock voltage and frequency scaling for lowering the power consumption of the clock distribution system...
In Multi-VDD system, Level Converter (LC) is used to convert one voltage level to another level (i.e. high to low and low to high). Power gating is an approach to reduce the dynamic and standby leakage in the present day System on Chip (SoC) design. As we go lower down the technology node problem of ground bouncing starts to dominate the system. It leads to various kinds of errors especially the functional...
Clock Distribution has played a key role in designing the synchronous systems. Even with the systems moving towards Globally Asynchronous and Locally Synchronous (GALS) a need for low power clock distribution network exists as it consumes a major portion of the circuit power. In this paper we demonstrate the effect of various level converters on clock distribution networks. Also we propose a novel...
The power gating is a technique to reduce leakage power in standby mode by using Sleep switch. In power gating, the circuit suffers the ground bouncing due to the switching of the Sleep Transistor from standby mode to active mode. In this paper, we have presented a four step power gating technique for further reducing the Ground/Power bouncing. This technique not only controls the bouncing but also...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.