The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Conventional array multiplier based on carry save adders is optimized in this letter. Some specific full adders in the adders array for partial products accumulation are simplified without any cost. By modifying the logic expressions of two special full adders, circuit complexity is reduced, resulting in decreased power dissipation and propagation delay. Static circuit structures for the adders are...
A new design of half pre-charged CMOS dynamic logic circuit is proposed in this paper. By adding a transmission transistor and a pre-charge transistor along with an optimization of the comparator structure, the DC short circuits during pre-charge and evaluation phases are both eliminated, which in turn reduced the overall power consumption significantly. Simulation results show that for a two input...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.