The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We present the interactions between the process technology and the design that set the requirements for ultra low power and mixed signal circuits and chips that form the basis of the next generations of semiconductor applications.
This paper will discuss the challenges that continued technology scaling present to circuit designers and how the close interaction between the development of technology, design automation (EDA) tools and the circuit designer can overcome these challenges and enable designs that deliver the benefits customers expect from continued technology scaling.
Ever since process technology moved below 90nm, variability in manufacturing has been increasingly significant in the digital design flow; moving from a secondary issue to a primary design flow consideration. Initially addressed by performing verification under a couple process corners and later expanding to many corners and OCV, variability is adding excessive complexity to the digital design flow...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.