The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, we introduce the hardware implementation of video acquisition in a sensor node of wireless sensor network with the help of USB 2.0 interface. The USB 2.0 video acquisition is based on the CY7C67300 controller and the DCC1545M image sensor. In this paper, we detail the hardware architecture and the application program design in a sensor node using field-programmable gate array (FPGA)...
Fault tolerance is an important system metric to increase chip reliability. The conventional technique for improving system reliability is through component replication, which usually comes at significant cost: increased design time, testing, power consumption, volume and weight. In this contribution, we propose a technique based on partial dynamic reconfiguration (PDR) to tolerate faults in configurable...
In multiple-input multiple-output (MIMO) relay network relaying at the relay nodes is performed during two phases: broadcasting phase and cooperative phase known as multiple access phase. The main question is, which is the best receiver able to increase the distributed diversity gain in MIMO relay network for spatial multiplexing (SM) scheme and time division multiple access (TDMA) or multi-carrier...
In order to increase reliability and availability of Static-RAM based field programmable gate arrays (SRAM-based FPGAs), several methods of tolerating defects and permanent faults have been developed and applied. These methods are not well adapted for handling high fault rates for SRAM based FPGAs. In this paper, both single and double faults affecting configurable logic blocks (CLBs) are addressed...
In this paper, we present the design of a new architecture tolerating faults for the Image compression standard JPEG2000. The proposed fault tolerant design is based on adding a new reconfigurable core to the rest of the cores of the SoC. When a fault happens, it is tolerated using this reconfigurable core. The paper explains the hardware architecture allowing this inter-core communication toward...
Topics related to the faults in SRAM-based field programmable gate arrays (FPGAs) have been intensively studied in recent research studies. These topics include FPGA fault detection, FPGA fault diagnosis, FPGA defect tolerance, and FPGA fault tolerance. This paper provides a guided tour to the approaches related to these topics. These include techniques, which are applied to the FPGA and others which...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.