The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, an adaptive slope compensation circuit is proposed that can be applied for the current-controlled DC-DC converter. In order to maintain stability, the negative-slope compensation should be used for this converter with duty ratio higher than 0.5. Fixed value of this slope results in the limited operating range. The proposed adaptive slope compensation is designed that can be suitable...
This paper presents a low-dropout (LDO) linear regulator using ultra-low output resistance buffer for frequency compensation. The proposed buffer achieves ultra low output impedance with dual shunt feedback loops, which makes it possible to improve load and line regulations as well as the transient response for low voltage applications. A reference control scheme for programmable output voltage of...
This paper presents the design of a continuous-time sigma-delta modulator for wide-bandwidth wireless transceiver applications. Several critical design issues for wide-bandwidth signal processing are covered and novel fast on-chip tuning circuit is proposed for maintaining the frequency response. The designed modulator consists of the 3rd-order single-loop active-RC integrator chain with a 4-bit internal...
This paper presents the design of an active-RC filter with variable bandwidth and channel-selectivity characteristics for wireless communication applications. The topology of this filter is the 5th-order low pass type. The 3-dB bandwidth is programmable at 10, 20 and 40 MHz. The filter is fabricated in a 0.13-mum CMOS technology and dissipates 13.2 mW for a supply voltage of 1.2 V.
As the technology of SoC (system-on-chip) implementation has been improved, power management IC such as DC-DC converters should be also integrated into a single chip. The current-mode control DC-DC converter is preferred to the voltage-mode one because of simpler frequency compensation scheme, which makes it possible to utilize the chip with less off chip components. In order to achieve an efficient...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.